Today’s industry-leading designers of processors, graphics ICs, networking ICs and SoCs rely on the Synopsys VCS functional verification solution for their verification environments. In fact, 90% of 32nm and more advanced designs as well as 65% of 45nm designs worldwide are verified with VCS. Over the years, VCS has pioneered several industry-first innovations, including native compile code verification, Roadrunner cycle-based optimization, Radiant optimization, Native Testbench technology, and multi-core simulation. To address increasing verification complexity, Synopsys collaborated with key users and defined and delivered another industry-first: SystemVerilog. These innovations have enabled VCS users to achieve consistently faster and more effective verification.

        Complete our brief Verification Complexity Survey for a chance to win a FREE Apple iPad!

White Papers

• Solving Modern Verification Challenges for Today's Industry Leaders
• Solving Graphics IC Verification Challenges
• Solving Networking IC Verification Challenges
• Solving Processor IC Verification Challenges
• Solving SoC Verification Challenges
• VCS Multicore White Paper
• VCS: Built for Tough Verification Technology Brief

Press Releases

• Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions on Multi-GHz RF Transceiver
• Verivue Deployes VMM and Synopsys VCS Solution for Verification of Scalable Media Distribution Switch
• Tego Standardizes on VMM and Synopsys VCS Solution to Speed Verification of Radio Frequency Identification Tags
• Synopsys Delivers 2x Verification Speed-up with VCS Multicore Technology
• NextIO Standardizes on VMM Methodology and Synopsys VCS for Next-Generation I/O Virtualization Chip
• Radiospire Standardizes on Synopsys VCS and VMM Methodology for Next-Generation AirHook Chipset Designs

Articles

• VCS Enables Efficient Constraint Solving and Debugging of SoC Design
• Attacking Constraint Complexity: Verification Reuse
• Attaching Constraint Complexity: E Soft and SystemVerilog Default Constraints
• Multicore, Mixed Signal Tools Take Center Stage
• Synopsys Introduces Discovery 2009

Webinars

• Transaction-level Debug Using VCS
• The VCS Discovery Visualization Environment (DVE)
• Leveraging Constraint Solver Technology in VCS
• Achieving 2x Verification Speedup with VCS Multicore

Other Links

• VCS Datasheet
• Verification Martial Arts Blog