|SNUG 2013 Verification Lunch Panel: Industry Leaders Verify with Synopsys|
On March 25, 2013, Synopsys hosted a luncheon event at SNUG Silicon Valley in Santa Clara, CA. Industry leaders, such as Qualcomm and NVIDIA shared their views on what's driving SoC complexity and how their teams have achieved success. They also discussed the latest developments in verification.
Rebecca Lipon, Senior Product Marketing Manager, Synopsys; Janick Bergeron, Synopsys Fellow, Synopsys; Lu Dai, Design Verification Lead, Qualcomm; Peter Nelson, Senior Verification Engineer, NVIDIA
This video demonstration shows an overview of ProtoLink, Synopsys' innovative multi-FPGA debug solution for SoC prototype systems. It provides simulator-like visibility and fast debug turnaround time for both HAPS FPGA-based prototyping solutions and custom FPGA prototype boards. ProtoLink allows you to cut prototype debug time in half, improve verification efficiency for early validation of SoC designs, and maximize ROI with faster and earlier deployment.
Josefina Hobbs, Technical Solutions Architect, Synopsys
|DVCon 2013 Verification Lunch Panel: Industry Leaders Verify with Synopsys|
On February 28, 2013, Synopsys hosted a luncheon event at DVCon in San Jose, CA. Industry leaders, such as Altera and Infinera shared their views on what's driving SoC complexity and how their teams have achieved success. They also discussed the latest developments in verification.
Michael Sanie, Senior Director of Verification Marketing, Synopsys; Prasad Paranjape, Vice President of Engineering, Infinera; Sheela Pillai, Director of Verification, Altera
|Verification Futures Conference 2012 Presentation: Will Everything Start to Look Like a SoC?|
November 19th-22nd, 2012, Janick Bergeron, Fellow at Synopsys, presented at the Verification Futures Conference in the UK, France and Germany; sponsored by Synopsys and organized by Test and Verification Solutions, Ltd (TVS). In his presentation, Janick discussed emerging verification methods, and how unparalleled R&D investment at Synopsys and partnership with leading practitioners is driving unique technology breakthroughs to overcome their verification challenges of the near future. This recording was captured live at the UK conference; courtesy of TVS.
Janick Bergeron, Fellow, Synopsys
|DAC 2012 Verification Lunch Panel: SoC Leaders Verify with Synopsys|
On June 5, 2012, Synopsys hosted a luncheon event at DAC in San Francisco, CA. Industry leaders, such as AMD, Broadcom, Cavium, Freescale, Qualcomm and ST-Ericsson shared their views on what's driving SoC complexity and how their teams have achieved success. They also discussed the latest developments in verification
Brian Hunter, Consulting Engineer, Cavium; Fabien Nimsgern, Director of CAD, ST-Ericsson; Hillel Miller, Verification Manager, Freescale; Karl Whiting, Verification Architect, AMD; Noumaan Shah, Principal Engineer, Broadcom; Lu Dai , Design Verification Lead, Qualcomm; John Chilton, Sr. VP of Marketing, Synopsys
|DVCon 2012 Verification Lunch Panel: Industry Leaders Verify with Synopsys|
This highly informative session covers the latest verification trends, challenges and solutions. You will hear Synopsys and leading industry experts share their viewpoints on what is driving SoC complexity, introduction to Synopsys’ next-generation Verification IP architecture, and user perspectives on verification IP, UVM, and other topics.
Michael Sanie, Director of Verification Product Marketing, Synopsys; Alex Wakefield, Principal Engineer
Synopsys; Brian Hunter Senior Consulting Engineer, Cavium
|Introducing Discovery VIP|
In this video, Synopsys announces Discovery VIP, our new, next-generation verification IP product line. Hear from Synopsys and users as they share their viewpoints on what is driving SoC complexity, the challenges with today's commercial verification IP, and why Synopsys developed this next-generation VIP architecture. Also featured is Synopsys' Protocol Analyzer, a protocol-centric debug tool that enables engineers to quickly understand, identify and debug protocols in their designs.
Synopsys; Brian Hunter
Senior Consulting Engineer,
Cavium; Bernie DeLay
Director, Verification IP R&D,
Synopsys; Alex Seibulescu
Senior Staff Corporate Applications Engineer,
Synopsys; Craig Stoops
Group Director, R&D,
|DAC 2011: Verification Lunch Panel: FastForward to Advanced Verification|
Industry leaders share insights into their increasingly complex and diverse verification challenges and how the R&D collaboration with Synopsys has yielded key technology addressing these challenges. More details about these breakthrough technologies as well as the obtained results are presented. Watch the video and learn how a panel of industry experts from MediaTek, Renesas, Freescale and Qualcomm were able to FastForward to advanced verification, and gain insights for your next project.
Kelly Larson, Sr. Technical Marketing Manager, Verification, MediaTek; Eiichi Fukita, EDA Platform Development, Renesas; Hillel Miller, SoC Verification and Emulation Manager, Freescale; Guy Levenbroun, Sr Engineer, Qualcomm
|DVCon 2011: Verification Lunch Panel: Industry Leaders Verify with Synopsys|
On March 2, Synopsys hosted a special Verification Luncheon at DVCon 2011 in San Jose. Industry experts from Cavium Networks, Atheros, and AMD discussed complex real-world verification challenges and presented insights into best practices that help address them. This video provides a valuable opportunity to learn about new innovations in verification technology that enable improved performance and productivity.
Brian Hunter, Consulting Engineer, Cavium Networks; Michael Smith, Director IC Design, Atheros; Warren Stapleton, Senior Fellow, AMD
|DAC 2010: Industry Leaders Verification Luncheon|
On June15, 2010, Synopsys hosted a special Verification Luncheon event at DAC in Anaheim, CA at which industry leaders from around the world discussed their success using the VCS functional verification solution to address a wide range of verification challenges. The proceedings were captured in this insightful video.
Senior Formal Verification Engineer, NVIDIA; Maruthy Vedam
Senior Staff Manager, Digital Design and Verification, Qualcomm; Hillel Miller
Verification Methodology Manager, Freescale; Kazunari Horikawa
Chief Specialist, Toshiba; Yuval Shay
Staff Engineer, Mixed-Signal Verification.
|Fall 2010: Modern Verification Challenges|
In this short but insightful interview, Warren Stapleton, Senior Fellow at AMD, discusses the unique challenges of modern day verification, including the growing complexity of today’s microprocessors designs and what this means for verification engineers.
Warren Stapleton, Senior Fellow, AMD; Michael Sanie, Director, Functional Verification Marketing, Synopsys
|SNUG San Jose 2010: Functional Verification Vision Session|
In this session, Synopsys Fellow Janick Bergeron shares his vision on verification for the coming decade. Although many challenges and principals remain the same as they have for the last 20 years, the approaches to address them change due to the economics of IC design and development. By drawing upon past and current trends, future approaches to these verification challenges are highlighted and discussed.
Janick Bergeron, Fellow, Synopsys
|DVCon 2010: Advanced Verification Techniques Using VMM 1.2|
First presented at DVCon 2010, this tutorial focuses on advanced verification techniques based on the latest VMM release. To help verification engineers get maximum benefit from VMM, this tutorial provides application-oriented information on key VMM features that will boost engineers' productivity and encourage re-use throughout a project's life-cycle and across projects.
Doug Smith, Doulos; Jon Michelson, Verification Central LLC; Faisal Haque, Qualcomm; Badri Gopalan, Synopsys; JL Gray, Verilab, Inc.; Ambar Sarkar, Paradigm Works, Inc.
|DesignCon 2010: VCS Named DesignVision Award Finalist|
Following the announcement that VCS was honored as a finalist in the 2010 DesignVision Awards, Swami Venkat, Sr. Director of Verification Marketing at Synopsys, discusses the latest innovations within Synopsys' industry-leading functional verification solution at Designcon 2010.
|DAC 2009: Solutions for Tough Verification Challenges|
Synopsys hosted a special VCS Verification Luncheon event at DAC in San Francisco, CA focused on the VCS functional verification solution. Verification R&D experts from leading companies discussed how they leverage VCS’s multicore performance, transaction-based verification, tight mixed-signal integration, comprehensive low power verification capabilities and proven methodologies to solve today’s toughest verification challenges.
John Chilton, Sr. VP of Marketing & Corporate Development, Synopsys; YC Wong, Director of IC Engineering, Broadcom; Shrenik Mehta, Sr. Director of Frontend Tools and OpenSPARC, Sun Microsystems; Faisal Haque, Director of Engineering, Qualcomm; and Amit Chowdhry, Member of Technical Staff, AMD
|VMM User Forum Lunch Event: NVIDIA|
Engineering the APX2500: Verification Methodology for Low Power Watch a presentation on NVIDIA’s experience using the Verification Methodology for Low Power Design on the APX2500, the world’s lowest power, high definition video and graphics computer on a chip.
Soma Bhattacharjee, Director of Engineering
|VMM User Forum Lunch Event: Renesas Technology Corporation|
Low Power Verification User Experience See a presentation on the unique challenges of low power design verification and how they are being addressed by Reneses using Synopsys' tools.
Yoshio Inoue, Chief Engineer
|VMM User Forum Lunch Event: ARM, Ltd.|
Need for a Low Power Verification Methodology. Learn about ARM and Synopsys’ joint efforts to develop a Verification Methodology for Low Power Designs.
Alan Hunter, Verification Methodology Lead
|VMM User Forum Lunch Event: IBM|
"Are We There Yet?" Listen to a discussion on VMM Planner and how IBM used it on their BIST project to determine when they had run enough random tests.
Nancy Pratt, BIST Verification Lead