English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Tools
TCAD
Events
Events
News
SST article: Analysis of TSV proximity effects in planar MOSFETs and FinFETs
Events
View our upcoming events
Webinar: Sentaurus TCAD
New Features and Updates - View Now
TCAD Newsletter
Latest edition available
Wafer Focus Newsletter
Latest edition now available
Contact us
News
Synopsys Accelerates Adoption of FinFET Technology with Production-Proven....
Imec and Synopsys Expand FinFET Collaboration to 10 Nanometer Geometry
Synopsys and TSMC Enable Lithography Compliance Checking for 20nm
Synopsys and Applied Materials Collaborate on TCAD Models for Next-Generation....
ITRI Adopts Synopsys' TCAD Sentaurus for Silicon Carbide Technology Development
Synopsys and Varian Collaborate on Process Models for Advanced Logic and Memory....
Imec and Synopsys Collaborate on 3D Stacked IC Development
More
All Synopsys News
Articles
Simulations Enhance the Development of Power Devices
Automotive power electronics components and systems
Simulation in Photovoltaics: From Solar Cells to Full-Scale Arrays
Modeling of stress and narrow-width effects in shallow trench isolation
Simulation of multi-junction solar cells for performance optimization
Applying TCAD sim to PV, 3D TSVs Video Interview
Simulating Solar Cells with TCAD
More
Datasheets
Sentaurus TCAD
Synopsys TCAD Services
ESD Services
Stress Engineering Services
More
Webinars
New Features & Updates: Sentaurus TCAD (H-2013.03)
Double Patterning Ready Extraction and Signoff: TSMC
Double Patterning Ready Extraction and Signoff: TSMC - Simplified Mandarin
Double Patterning Ready Extraction and Signoff: TSMC - Traditional Mandarin
Sentaurus TCAD G-2012.06 New Features and Updates
Enabling 3D-IC Integration
ESD Protection Structures with Sentaurus TCAD
More
Newsletters
December 2012
June 2012
December 2011
September 2011
June 2011
March 2011
December 2010
More
Applications
Sentaurus Technology Template: CMOS Processing
Sentaurus Technology Template: CMOS Characterization
Simulation of CMOS Device Using Selective Epitaxial Growth Isolation and Hybrid Orientation Technique
Sentaurus Process Simulation of a 30 nm Gate-length NMOS Transistor with Hybrid Continuum and Atomistic Diffusions
Simulation of Scanning Laser Annealing in Sentaurus Process
Process and Device Simulations of Trench Capacitor Embedded 70 nm DRAM
Three-dimensional Simulations of Twin Silicon Nanowire NMOS Transistor
More
Product Guide
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal