PrimeTime - Static Timing Analysis 

Golden Signoff Solution 

Synopsys' PrimeTime static timing analysis tool provides a single, golden, trusted signoff solution for timing, signal integrity, power and variation-aware analysis. It delivers HSPICE® accurate signoff analysis that helps pinpoint problems prior to tapeout thereby reducing risk, ensuring design integrity, and lowering the cost of design. This industry gold-standard improves your team’s productivity by delivering fast turnaround to shave precious time from development schedules for large and small designs while ensuring first-pass silicon success through greater predictability and the highest accuracy.


The PrimeTime suite includes PrimeTime, PrimeTime SI (signal integrity), PrimeTime ADV (engineering change order [ECO] guidance and power recovery, latch analysis, on-chip variation [POCV]), PrimeTime GCA (constraint analyzer), and PrimeTime PX (power analysis). Anchored by the most trusted and advanced static timing analysis signoff solution for gate-level designs, PrimeTime offers comprehensive signal integrity analysis, statistical timing analysis, timing constraint analysis and full chip power analysis in a single integrated environment.

Key Benefits:
  • HSPICE-Accurate Results Minimize Over-Design
  • Integrated Design Environment Improves Productivity
  • Fast Turn-around Time Speeds Analysis and Signoff
  • High Capacity Approach Reduces Hardware Costs
  • Complete Solution Ensures Comprehensive Signoff
  • Multi-scenario ECO Accelerates Timing Closure and Leakage Recovery
  • Fast, Flexible, Timing Constraint Analysis
  • Accurate Analysis of Latch-Based Designs
  • Latest On-Chip Variation Modeling Technology Accelerates Timing Signoff

Download Datasheet

ECO Guidance
PrimeTime ECO Guidance technology uses signoff-driven analysis to efficiently identify ECO changes for DRC and timing fixes at block or chip level, shortening tape-out schedules by weeks. Multi-scenario enabled physical-aware ECO guidance reduces the time and iterations required to reach timing closure on congested designs. In addition, PrimeTime ECO Guidance can take advantage of positive timing slack to identify leakage power reduction opportunities.

PrimeTime HyperScale technology extends PrimeTime static timing analysis to support designs beyond 500 million instances. It delivers between 5 and 10X better runtimes for the full chip timing analysis and 5 to 10X smaller memory footprint compared with classic flat analysis. PrimeTime HyperScale technology enables hierarchical STA by performing accurate block level timing analysis in the top-level context. This offers faster top and block timing convergence, and offers scalability to complete daily analysis on designs of 500M instances and beyond. 5-10X boosts in performance and capacity allow design teams to make more effective use of existing hardware resources.

On-Chip Variation
As on-chip variation (OCV) effects continue to increase with shrinking geometry nodes, applying a flat global margin across the entire chip can lead to overdesign, reduced design performance, and longer timing closure cycles. The PrimeTime Advanced OCV solution takes advantage of improved device-level variation modeling techniques to provide the right balance between accuracy and performance.

Multi-scenario Analysis
PrimeTime offers a number of technologies to accelerate both the analysis and debug of multi-scenario designs. Going beyond multi-scenario analysis, PrimeTime mode merging and simultaneous multi-voltage aware analysis (SMVA) actively work to reduce the number of scenarios to be analyzed. This allows users to reduce the hardware resources and turnaround time for multi-scenario analysis, while maintaining signoff quality timing correlation. Distributed Multi-Scenario Analysis (DMSA) and Interactive Multi-Scenario Analysis (IMSA) allow users to efficiently setup and debug multi-scenario runs.

Timing Constraint Analysis
The rapid increase in design size and complexity, as well as the widespread reuse of IP design blocks, has led to a major increase in the size and complexity of timing constraint specification files. Ensuring high-quality timing constraints is paramount to efficient design implementation, especially during handoffs between teams. Incomplete, inconsistent or conflicting constraints can cause optimization and implementation tools to run ineffectively or to never converge. To address this challenge, PrimeTime provides a comprehensive set of rule checks designed to maximize the efficiency of implementation and timing analysis.

What is the PrimeTime Special Interest Group (SIG)?
The Synopsys PrimeTime Special Interest Group (SIG) is an active community for all PrimeTime users and design engineers who want to stay connected with the latest developments in the field of Static Timing Analysis (STA). Increasing design size and complexity are putting tremendous pressure on design schedules. STA is a key technology used throughout the design process to accelerate design closure. As STA technology rapidly evolves, the PrimeTime SIG helps design teams stay abreast of the latest developments to help maximize their effectiveness and throughput.

PrimeTime SIG 2015 Events

PrimeTime SIG at SNUG Japan 2015
Maximize Productivity with Advanced Signoff-driven ECO Technology
September 4, 2015

PrimeTime SIG at SNUG India 2015
Maximize Design Productivity with Advanced Signoff Technologies
June 24, 2015 Reception

PrimeTime SIG at DAC 2015
Maximize Design Productivity with Advanced Signoff Technologies
June 8, 2015 Dinner

PrimeTime SIG 2014 Events

PrimeTime SIG at SNUG Japan 2014
Accelerating Timing Closure with Advanced Technologies
Sept 19, 2014 Luncheon

PrimeTime SIG at SNUG Taiwan 2014
Accelerating Timing Closure with Advanced Technologies
Sept 2, 2014 Afternoon Tea

PrimeTime SIG at SNUG India 2014
Accelerating Timing Closure with Advanced Technologies
June 25, 2014 Reception

Primetime SIG at DAC 2014
Accelerating Timing Closure with Advanced Technologies
June 2, 2014 Dinner

PrimeTime SIG Events Archive

PrimeTime 2015 Webinar Series


Using PrimeTime POCV to Improve Productivity and PPA in FinFET Designs – the NVIDIA Experience
Synopsys will review the PrimeTime POCV technology that helps designers reduce design margins in FinFET designs, and you will learn about NVIDIA’s latest FinFET tapeout experience with PrimeTime POCV.
English | Simplified Chinese | Traditional Chinese

STMicroelectronics Deploys PrimeTime ECO Noise Fixing to Reduce Noise Violations by More Than 95%
STMicroelectronics will outline how PrimeTime ECO noise fixing fits with their PrimeTime and IC Compiler signoff flow, and share some results from real designs showing 95%+ noise fixing rates.
English | Simplified Chinese | Traditional Chinese

PrimeTime Reporting Best Practices
Learn about the latest developments in PrimeTime reporting.

Multiply-instantiated Module (MIM) Timing Closure with PrimeTime ECO – with Samsung case study
Join Synopsys as they discuss the fastest path to timing closure for MIM based SoC designs with PrimeTime ECO technology. A Samsung case study will show the benefits of a MIM ECO flow.
English | Simplified Chinese | Traditional Chinese

PrimeTime 2014 Webinar Series

Samsung Saves 20% Total Power on FinFET Designs with PrimeTime Signoff-driven ECO
Join Synopsys as they discuss physically-aware ECO power recovery for advanced designs. Learn how Samsung reduced total power by 20% using PrimeTime ECO’s latest power recovery technology.
English | Simplified Chinese | Traditional Chinese

Accurate and Faster Timing Closure with TSMC 16-nm FinFET using Synopsys-certified Signoff Flow
Join TSMC and Synopsys as they discuss advanced modeling at the FinFET 16 nm technology node and its impact to extraction and timing analysis. Learn about the latest developments in StarRC and PrimeTime that are V1.0 certified by TSMC to signoff your 16 nm designs.
English | Simplified Chinese | Traditional Chinese

PrimeTime 2013 - 2010 Webinar Series

PrimeTime Cross-Clocking Reporting

PrimeTime Cross-Clocking ReportingPrimeTime Cross-Clocking Reporting
Runtime: 4:56 min.  Share This

PrimeTime Physically-aware ECO with On-route Buffering

PrimeTime Physically-aware ECO with On-route BufferingPrimeTime Physically-aware ECO with On-route Buffering
Runtime: 4:14 min.  Share This

Access PrimeTime GCA Features During Timing Analysis

Access PrimeTime GCA Features During Timing AnalysisLearn how PrimeTime GCA can be used to analyze constraint errors during timing analysis
Runtime: 2:20 min.  Share This

Fixing ECOs with PrimeTime

Fixing ECOs with PrimeTimeLearn how PrimeTime ECO can save you weeks of effort in timing closure with multi-scenario ECO fixing, and how PrimeTime can reduce the complexity of multi-scenario analysis by providing instant visibility to all scenarios in a single view.
Runtime: 7:53 min.  Share This

Faster Debug: Filter-driven Schematic Highlighting

Faster Debug: Filter-driven Schematic HighlightingLearn the most effective way to find objects in PrimeTime schematics.
Runtime: 2:24 min.  Share This

Faster Debug: The PrimeTime Path Analyzer

Faster Debug: The PrimeTime Path AnalyzerSee how the Path Analyzer can be used to quickly review and categorize large numbers of timing paths.
Runtime: 3:39 min.  Share This

Faster Debug: Selective Schematic Abstraction

Faster Debug: Selective Schematic AbstractionLearn how to easily reduce complexity and accelerate debug with the PrimeTime schematic.
Runtime: 2:05 min.  Share This

Simultaneous Multi-Voltage Aware Timing Analysis

Understand how PrimeTime's Simultaneous Multi-Voltage Aware (SMVA) Analysis helps you avoid the accuracy and runtime compromises normally associated with timing signoff of multi-voltage designs.
Runtime: 10:41 min.  Share This

Debugging Clock Problems with PrimeTime SI

Explore the options available in PrimeTime SI to identify and debug clock issues that can prevent timing closure.
Runtime: 8:36 min.  Share This

Clock Constraint Analysis with Galaxy Constraint Analyzer

See how you can easily get up and running with Galaxy Constraint Analyzer, and quickly identify critical clock constraint problems that could put your signoff at risk.
Runtime: 10:16 min.  Share This

Keep up to date

Twitter    Share This

NewsArticlesWhite PapersWebinarsVideos