Videos 

On June 4, 2012, Synopsys hosted an IC Compiler luncheon presentation during the Design Automation Conference (DAC). Attendees heard from industry experts in foundry, processor, wireless and consumer electronics companies, such as GLOBALFOUNDRIES, Oracle, Samsung and STMicroelectronics who shared how they have successfully met the 20nm design enablement challenge using IC Compiler. This video gives you a chance to hear from the trail blazers themselves!
Synopsys, Inc.

This videotaped session was jointly delivered by Synopsys and HiSilicon Technologies at ARM TechCon 2012. Synopsys’ Kevin Yip highlighted Synopsys’ high-performance core methodology and key technologies in Design Compiler®, IC Compiler™, PrimeTime® and IC Validator. Featured technologies included physical guidance for implementation predictability, multisource clock tree synthesis for an OCV tolerant clock structure, transparent interface optimization for top-level closure and final stage leakage recovery for leakage power optimization. Chunsheng Liu of HiSilicon Technologies shared HiSilicon’s experience and results on the successful application of these performance and power enabling techniques in the tapeout of a complex ARM Cortex-A15 based SoC design.
Kevin Yip, Senior Applications Consulting (AC) Manager, Synopsys Inc. Catherine Xiayu, Director of the COT Design Department, HiSilicon Technologies Chunsheng Liu, Principle Engineer in the COT Design Department, HiSilicon Technologies

This presentation was delivered by Brian Millar of Samsung at ARM TechCon 2012. Mr. Millar describes how the Synopsys Galaxy™ Implementation Platform was used for a high performance, low power implementation of an ARM® Cortex™-A15 processor for mobile applications. The successful application and trade-offs of key technologies and techniques from synthesis to place and route that enabled high performance were described. Technologies highlighted include topographical synthesis, physical datapath, clock mesh, multivoltage design, and multicorner/multimode optimization, all of which were used successfully by the design team to achieve the aggressive performance/power target and an improvement of 20 percent over traditional implementation techniques.
Brian Millar, Physical Implementation Lead, Samsung Electronics

This presentation was delivered by Jason Karka and Michael Robinson of Texas Instruments at Austin SNUG 2012. It highlights key strategies used in a Synopsys IC Compiler™ place-and-route flow for a 28nm quad-core ARM® Cortex™-A15 processor with 4MB L2 Cache. Various physical design techniques were used to obtain very high clock frequencies. Many of these tactics will be of use not only to designers implementing quad-core A15 processors, but also to those designing other 28nm high-performance chips. Topics discussed include net patterning and layer assignment to deal with a tapered metal stack, hierarchical partitioning, placement density and clustering, clock gate cloning, useful skew, logic-level balanced CTS and techniques for post-route setup and hold closure.
Jason Karka, Texas Instruments Designer Michael Robinson, Texas Instruments Designer

During DAC 2011, Synopsys hosted the IC Compiler Gigascale Design luncheon event in San Diego, CA. IC Compiler, a key component of the Galaxy Implementation platform, is the leading physical implementation solution on the market today. Hear from your peers at leading consumer and networking companies, such as Lantiq, LSI, Juniper Networks, Panasonic and Renesas who have successfully taped out multi-million instance, gigascale designs with IC Compiler.
Antun Domic, IC Compiler Luncheon Event Moderator, Sr. Vice President & General Manager, Implementation Group, Synopsys, Inc. -- JC Parker, Senior Director of Design Tools and Methodologies, LSI Corporation -- Deepak Lall, Sr. ASIC Manager, Juniper Networks -- Tomokazu Ito, Back–End Design Technology, Development Engineer, Renesas -- Hiromasa Fukazawa, Senior Engineer, Panasonic -- Dirk Claussen CAD – Senior Specialist, Lantiq

A PrimeTime SIG event was held in San Francisco during DAC on Monday, June 4, 2012. One hundred and eighty PrimeTime users and managers attended the event from more than sixty eight semiconductor companies. The theme of this SIG was Next-generation Hierarchical Timing Technology — HyperScale. Eighteen Ecosystem Partners, along with PrimeTime R&D, participated and interacted with attendees.
Synopsys, Inc.

A PrimeTime Special Interest Group (SIG) event on Gigascale design signoff featuring Advanced OCV, PrimeTime ECO, and HyperScale technology was held at DATE in Dresden, Germany, on Tuesday, March 13, 2012. The event was held over lunch where PrimeTime users and managers from semiconductor companies had the opportunity to talk with industry peers and PrimeTime R&D.
Synopsys, Inc.

Samsung Electronics discussed design challenges and solutions for high-performance mobile SoCs during the Synopsys High-Performance Insight Series at DAC 2012. In this video, Dr. Seomun describes Samsung’s success using the Galaxy™ Implementation Platform on its latest cutting-edge designs.
Jun Seomun, Ph.D. Sr. Engineer, Design Technology Team, Infrastructure Design Center, Samsung Electronics, System LSI

During the Synopsys High-Performance Insight Series at DAC 2012, NVIDIA’s Vikas Agrawal discusses NVIDIA’s success designing for high performance using the Galaxy™ Implementation Platform on its latest designs.
Vikas Agrawal VLSI Design Methodology Manager, NVIDIA

At DAC in June 2010, industry experts at AMD, LSI Corporation, Renesas Electronics, Samsung, STMicroelectronics and Texas Instruments presented to over 200 Synopsys guests. The presenters explained how they relied on In-design physical verification with IC Validator for improved productivity and faster design closure.
Synopsys, Inc.