|Do you know how far you can trust your FPGA-based system?|
Radiation-induced single bit-flips can cause problems in FPGA-based designs, but using the FPGA fabrics and design synthesis for error detection and correction can improve resistance to soft errors.
Aug 20, 2013
|Creating Highly Reliable FPGA Designs|
In this article, learn how Synopsys’ Synplify FPGA synthesis software can help engineers protect their FPGA designs from radiation-induced soft errors.
Mar 28, 2013
|Bugs Be Gone! Smarter debug and synthesis techniques to get your FPGA design to work on the board|
The article highlights Synopsys FPGA software differentiators available to help customers determine what to do when the design won't synthesize completely, and describes how to shorten debug times in order to get the design working on the board sooner.
Oct 31, 2012
|Next-Generation Xilinx FPGA Flows|
This article explains how Synopsys' Synplify FPGA synthesis tools complement Xilinx's new VivadoTM Design Suite for designers seeking more capacity and shorter turnaround times from their FPGA design flows.
Aug 12, 2012
|Time is Money! A quick fix for those pesky FPGA design errors|
This article discusses the newest generation of FPGA design tools and how they are responding to the complexity of FPGAs and multi-FPGA systems by supporting hierarchical design approaches.
May 05, 2012
|Completing Hardware Innovation Cycles in Less than Six Months: An Internet Data Center Server Case Study|
Pressures to deliver next-generation products to market, without compromising quality, are fundamentally changing the way designers create products. Many are architecting their products with change and the need for quick upgrades in mind. FPGA-based prototyping is an attractive option that provides quick feedback on the operation of the design. This article discusses how companies like SeaMicro utilize FPGA-specific synthesis tools to generate ASIC prototypes efficiently and with the required performance.
May 04, 2012
|FPGA Design: From Top-down to Bottom-up|
This article discusses why the ability to use hierarchical team-based design is now seen as being mission-critical by any company involved in the creation of one of today’s high-end FPGA designs, making true hierarchical team-based design one of the most requested features of FPGA tool providers.
Jun 03, 2011
|Better FPGAs, Sooner|
This articles describes methodologies to help you minimize runtime through a mixed top-down, bottom-up design approach and other techniques to achieve faster turnaround for your FPGA based flow. These techniques can help you achieve twice as many design iterations per day, better results stability from one run to the next when you make small changes, and faster feedback on other changes you make to your design.
May 12, 2011
|How big did you say that FPGA is?|
In this article, Jeff Garrison, Director of FPGA Implementation Marketing, discusses the need for new team-design capabilities, such as mixed top-down and bottom-up flows, distributed development methodologies, faster tool iterations and advanced project reporting at the sub-block and top-level of the design.
Sep 20, 2010
|Automating the FPGA Design Debug Process|
As FPGAs grow more capable, they will increasingly replace ASIC devices for certain applications where bleeding-edge performance or extremely large volumes are not required. And as the prevalence of FPGAs as integral components of products continue to increase, debugging of these large devices will only grow more arduous. These trends will render already antiquated gate-level debugging techniques totally obsolete. Only with more advanced debugging tools will we be able to meet next-generation time-to-market demands. This article, by Jeff Garrison, Director of Product Marketing FPGA Synthesis tools, discusses the challenges of debugging large FPGA devices and provides insight into the tools and methodologies that alleviate some of these challenges.
Jan 19, 2010
|Pumping up Premier|
With excellent tools available almost for free from FPGA companies, you might wonder why top notch design teams still pay for high-end FPGA tools from companies like Synplicity. This week, Synplicity helped us out with that question with new improvements to their top-of-the-line synthesis offering – Synplify Premier.
Jan 29, 2008
|How to achieve timing-closure in high-end FPGAs|
Timing-closure is a growing concern for FPGA designers, particularly with the recent introduction of multi-million gate architectures fabricated at the 90 nm and 65 nm technology nodes.
Jan 23, 2008