English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Tools
Verification
AMS Verification
Analog Digital Co-Sim
AMS Co-sim
Blogs
Blogs
All Synopsys Blogs
A View from the Top
I had an epiphany while reading Eric Carle stories to my three year old daughter. And boy is she is smart! She figured out for me at her young age already the power of marketing in positioning high technology.
Frank Schirrmeister
Analog Insights Blog: Analog/Mixed-Signal Design and Verification
Observations and views from 3 of Synopsys’ top AMS/custom design technologists.
Fred Sendig, Kishore Singhal, Bob Lefferts
Verification Martial Arts
In SystemVerilog, unlike C, you don’t have to explictly free dynamically allocated class instances.
Janick Bergeron
The Standards Game
Hello, everyone interested in EDA interoperability and fans of The Standards Game. I’d like to invite you to join me at the 21st Synopsys EDA Interoperability Forum, sponsored by Sun Microsystems.
Karen Bartleson
All Synopsys Blogs
DAC AMS LUNCH
Advance Your Mixed-signal Verification Techniques to the Next Level
DISCOVERY-AMS WEBINAR
Mixed-Signal Verification — An ST-Ericsson Case Study
HSPICE SIG VIDEOLOG
Leading-edge Modeling for Chip, Package and 3D-IC
DAC Custom Design Lunch
Addressing Custom Design Challenges with Laker
SILICONSMART WEBINAR
Eliminate the Digital Implementation Bottleneck with Fast and Accurate Library Characterization
News
Synopsys to Acquire SpringSoft
Synopsys Acquires Ciranova
Synopsys Mixed-Signal IC Design Solution Qualified for TowerJazz Power....
Synopsys Completes Acquisition of Magma Design Automation
LG Electronics Accelerates Analog Simulation by 10X with Synopsys CustomSim
Synopsys HSPICE Simulator Delivers 6X Faster Throughput for Intrinsity's....
Synopsys Discovery AMS Enables Analog Bits to Achieve 45nm SERDES Verification
More
All Synopsys News
Articles
Migrating Complex Networking ASIC Verification Environment
How VHDL designers can exploit SystemVerilog
Synopsys tries to organize its efforts in EDA multiprocessing
Verify SoCs Faster And More Predictably With SystemVerilog And Constrained-Random Stimuli
VMM application packages- the next level of productivity
IC verification key: ‘Do it step by step, don’t cut corners’
Nightmares in Functional Verification
More
Blogs
A View from the Top
Analog Insights Blog: Analog/Mixed-Signal Design and Verification
Verification Martial Arts
The Standards Game
More
White Papers
Utilizing Digital Techniques for Analog and Mixed-Signal Verification
More
Webinars
Galaxy Custom Designer--A Complete Custom Implementation Flow
Robust SI Analysis of a DDR2 Interface with HSPICE
Predicting PLL Phase Noise & Jitter with HSPICE RF
Nov.7 Archived Webcast HSIMplus – Beyond FAST Spice Simulation – Listen Now!
Faster Verification Performance with VCS Native Testbench and RVM
Static Verification with LEDA in Discovery Verification Platform
Introduction to SystemVerilog
More
Videos
DAC 2011: SPICE Up Your Chip: Achieving Fast, Accurate AMS Verification
More
Training Courses
HSPICE Essentials
NanoSim
More
CUSTOM IMPLEMENTATION
PLATFORM RELEASES
Low Power Solution
SOLVNET
SNUG
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal