| Apr 29, 2013 | Synopsys Announces Virtualizer Development Kit (VDK) for Freescale’s Qorivva MCU Family
New VDK Enables Automotive Suppliers and OEMs to Start Software Development Prior to ECU Board Availability
|
|
| Apr 25, 2013 | Synopsys Unveils Embedded Vision Development System
Reduces Development Time for Power- and Performance-Optimized Application-Specific Processors from Months to Weeks
|
|
| Feb 11, 2013 | Synopsys Signs Multiyear Collaboration Agreement with ARM for Early Software Development of ARMv8 Processors
New Virtualizer Development Kits for ARMv8 Processors Enable Early Software Development Up To One Year in Advance of Silicon
|
|
| Nov 12, 2012 | New FPGA-Based Prototyping Solution Delivers Up To 3x System Performance Improvement
Synopsys' HAPS-70 Series' Scalable Architecture and Integrated Hardware/Software Prototyping Flow Accelerate Throughput While Increasing Prototyping Capacity to 144 Million ASIC Gates
|
|
| Aug 01, 2012 | Synopsys Collaborates with Renesas to Advance Software Development Solutions for Automotive Applications
Joint Engineering Team Will Develop Virtual Prototypes to Speed Software Debug and System Testing for Renesas' RH850 Microcontroller-Based Designs
|
|
| Jul 23, 2012 | Latest Synopsys Virtualizer Release Speeds Virtual Prototype Creation by Up to 3X
New Modeling Interface and Automation Features Increase Modeling Productivity to Enable Earlier Start of Software Development
|
|
| Jun 26, 2012 | Synopsys' Virtualizer Speeds Software Development and Enhances Design Enablement for Systems Based on the Infineon AURIX Microcontroller Family
AURIX Virtual Prototype Enabled Automotive Software Developers to Start 12 Months Before Silicon Availability
|
|
| Jun 04, 2012 | Synopsys Launches Industry's First Integrated Hybrid Prototyping Solution
Out-of-the-Box Solution Seamlessly Integrates Virtualizer™ Virtual Prototyping and HAPS® FPGA-Based Prototyping to Accelerate SoC Software and Hardware Development
|
|
| Apr 25, 2012 | Synopsys Extends HAPS Debug Visibility by 100X
New HAPS Deep Trace Debug Dramatically Increases Signal Tracing Capacity in FPGA-Based Prototypes
|
|
| Mar 21, 2012 | Synopsys Unveils Virtualizer Development Kits to Accelerate Software Development for ARM big.LITTLE Processing
VDK Family Delivers Fast Software Bring-Up and Better Debug Control for Quad-Core ARM® Cortex™-A15 MPCore™ Processor and ARM big.LITTLE™ Processing-Based Designs
|
|
| Feb 15, 2012 | Synopsys and Arteris Enable Earlier Multicore SoC Architecture Optimization with Faster Turnaround Times
Collaboration Delivers Realistic Multicore System Simulation Using Transaction-Level Models of FlexNoC Interconnect with Platform Architect
|
|
| Jan 25, 2012 | Yamaha Standardizes on Synopsys' Processor Designer after Cutting DSP Development Time in Half
Processor Designer Doubles Functionality for XMP-1 Sound Generator Device while Reducing Development Cost
|
|
| Nov 16, 2011 | Latest Synopsys FPGA-Based Prototyping Tool Releases Improve Speed and Turnaround Time
Latest Releases of Certify and Identify Software Improve Prototype Performance and Accelerate Debug
|
|
| Oct 12, 2011 | Altera Embeds Synopsys' Virtual Prototyping Technology in New ARM-based SoC FPGA Offering
Synopsys announced the use of its comprehensive and proven Virtual Prototyping Solution in Altera Corporation's (Nasdaq: ALTR) newly announced SoC FPGA Virtual Target software development platform. The Virtual Target enables engineers to begin writing software for systems based on Altera's SoC FPGAs months before hardware availability, reducing development time and costs. Altera chose to leverage Synopsys' Virtual Prototyping Solution due to its comprehensive and proven technology, highly productive debugging and analysis tools for multicore platforms and broad model portfolio, which includes transaction-level models of the ARM® Cortex™-A9 processor and Synopsys DesignWare® IP.
|
|
| Sep 29, 2011 | First Industry-Wide Web Portal for Transaction-Level Model Access Welcomes Model Developers and Users
Synopsys announced the launch of TLMCentral (link TLMCentral to www.tlmcentral.com, if possible) the first
industry-wide web portal for developers and users of transaction-level model (TLM) technology. TLMCentral
aggregates information about free and commercial system-level models of common system-on-chip (SoC) components
from leading semiconductor IP vendors, tool providers, service companies and universities. TLMCentral is an open
portal that will ease and accelerate the development of virtual prototypes across the industry. It is available
at no cost to users and providers of transaction-level models.
|
|
| Sep 29, 2011 | ARM and Synopsys Sign ARM Cortex Processor Models Agreement
Synopsys and ARM® announced a licensing agreement enabling Synopsys to distribute ARM's Fast Models and create models of ARM Cortex Series processors.
|
|
| Jul 20, 2011 | Ricoh Adopts Synopsys' Processor Designer to Accelerate Custom DSP Design
DSP Development Time Cut in Half While Meeting Performance Goals
|
|
| Jul 19, 2011 | Synopsys Introduces Virtualizer Next-Generation Virtual Prototyping Solution
Virtualizer Accelerates Software Development Schedules By Up To Nine Months with Lower Engineering Effort
|
|
| May 23, 2011 | Rohde & Schwarz and Synopsys Form Strategic Collaboration for LTE/LTE-Advanced Design Acceleration
Integrated Design and Measurement Technology Bridges LTE/LTE-Advanced
Algorithm Design and System Integration
|
|
| Mar 07, 2011 | Yokogawa Achieves 5X Faster Programmable Logic Controller Performance with Synopsys' Processor Designer
Using Processor Designer, Yokogawa saved significant development and verification time by automatically generating software development tools. As part of Synopsys' System-Level Design portfolio, Processor Designer automates the design of custom processors giving IP block designers an easy-to-use, high performance alternative to creating fixed processing hardware or application-specific processors in-house.
|
|
| Mar 02, 2011 | Synopsys and Xilinx Collaborate on the Industry's First Methodology Manual for FPGA-Based Prototyping of SoC Designs
Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, and Xilinx, Inc. (Nasdaq: XLNX), the industry leader in programmable logic, today announced the availability of the FPGA-Based Prototyping Methodology Manual (FPMM), a practical guide to using FPGAs as a platform for system-on-chip (SoC) development.
|
|
| Mar 01, 2011 | Synopsys Announces Availability of HAPS-600 High Capacity FPGA-Based Prototyping Solution
HAPS-600 Series Offers High Flexibility and Scalability for Larger FPGA-Based Prototyping Projects with up to 81 Million ASIC Gates
|
|
| Feb 07, 2011 | Synopsys Announces New Technology for Optimizing Multicore Systems
Synopsys announced the broad availability of Platform Architect with Multicore Optimization Technology, a new solution for performance analysis and early definition of multicore system architectures in SystemC. Using Platform Architect with Multicore Optimization Technology, designers of SoCs, chipsets and systems can capture hardware/software performance models of multicore system architectures in the early concept phase for robust performance measurement and trade-off analysis, months prior to software availability.
|
|
| Jan 11, 2011 | Mazda Adopts Synopsys’ Virtual Prototyping Solution for Electronic Control Unit Verification
Synopsys announced that Mazda Motor Corporation, a leading producer of automobiles, has adopted Synopsys CoMET-METeor virtual prototyping solution to verify their Electronic Control Units (ECUs). Over the last year, Mazda has been using the METeor embedded software development environment to conduct its ECU system verification in a virtual environment. By decreasing the number of tests on real automobiles and hardware-in-the-loop (HILS) test equipment, the virtual prototyping solution will enable Mazda to save significant time and cost.
|
|