HAPS Systems Datasheets 

 

Back to main HAPS datasheet

HAPS-70 Series

HAPS-70 Virtex-7 Systems
Latest generation of high-performance prototyping systems. The HAPS-70 Series has the most automation, advanced design planning, and SoC validation options on the market today. It uses Xilinx Virtex®-7 FPGAs for capacity up to 144 million ASIC gates.

HAPS-60 Series

HAPS-64 Virtex-6 Systems
The HAPS-64 system is optimized for the highest possible performance. Containing four Xilinx Virtex-6 FPGAs, a single HAPS-64 system can accommodate up to 18 million ASIC gates.

HAPS-62 Virtex-6 Systems
The HAPS-62 system is a high-performance multi-FPGA system containing two Xilinx Virtex-6 FPGAs. A single HAPS-62 system can accommodate up to 9 million ASIC gates; for larger capacity designs the system can be expanded by connecting additional motherboards and/or daughter boards using the HapsTrak standard.

HAPS-61-SP Virtex-6 System
The HAPS-61-SP system is a high-performance single FPGA system containing one Xilinx Virtex-6 FPGA. A single HAPS-61-SP system can accommodate up to 4.5 million ASIC gates.

HAPS-50 Series

HAPS-54 Virtex-5 Systems
The HAPS-54 FPGA-based prototyping system contains four Xilinx Virtex-5 FPGAs. A single HAPS-54 system can accommodate up to 8 million ASIC gates.

HAPS-52 Virtex-5 Systems
The HAPS-52 FPGA-based prototyping system contains two Xilinx Virtex-5 FPGAs. A single HAPS-52 system can accommodate up to 4 million ASIC gates.

HAPS-51T Virtex-5 Systems with High-Speed SerDes Links
The HAPS-51T FPGA-based prototyping system contains one Xilinx Virtex-5T FPGA. A single HAPS-51T system can accommodate up to 2 million ASIC gates

HAPS-51FXT Virtex-5 Systems with High-Speed SerDes Links
The HAPS-51FXT FPGA-based prototyping system contains one Xilinx Virtex-5 FXT FPGA. The HAPS-51FXT is specifically designed to support integration of high-speed SerDes protocols such as PCI Express Gen 2

HAPS-51 Virtex-5 Systems
The HAPS-51 FPGA-based prototyping system contains one Xilinx Virtex-5 FPGA. A single HAPS-51 system can accommodate up to 2 million ASIC gates

HAPS-600 Series

HAPS-600 High Capacity FPGA-Based Prototyping System
The HAPS-600 series, based on the latest Virtex-6 FPGA devices, provides a modeling capacity of up to 81 million ASIC gates equivalent and has a patented programmable interconnect technology that delivers the high performance system speed expected of an FPGA-based prototyping product.



NewsArticlesBlogsDatasheetsSuccess StoriesWhite PapersWebinarsVideos