SystemVerilog Banner
TESTIMONIALS    NEWS     RESOURCES    BOOKS    VIDEO SEMINARS

ARCHITECTURE
VERIFICATION Arrow
  TRANSACTION-LEVEL MODELING
& SIMULATION
 
  TESTBENCH AUTOMATION  
  FUNCTIONAL COVERAGE  
  VERIFICATION IP  
  DYNAMIC ASSERTION ANALYSIS  
  RTL CHECKING  
  FORMAL AND HYBRID
ASSERTION ANALYSIS
 
  RTL MODELING & SIMULATION  
VCS
VCS, PIONEER-NTB
VCS, PIONEER-NTB
VCS VERIFICATION LIBRARY
VCS, PIONEER-NTB
LEDA
MAGELLAN
VCS
DESIGN  
  DESIGN CHECKING  
  RTL SYNTHESIS  
  EQUIVALENCE CHECKING  
LEDA
DESIGN COMPILER
FORMALITY
   
PLACE & ROUTE
 
Synopsys Complete SystemVerilog Flow

Complete SystemVerilog Flow
IEEE Std 1800™-2005 SystemVerilog is the industry's first unified hardware description and verification language (HDVL) standard. SystemVerilog is a major extension of the established Verilog language, and dramatically improves productivity in the development of large-gate-count, IP-based, bus-intensive chips. SystemVerilog is targeted primarily at the chip implementation and verification flow, with powerful links to the system-level design flow. SystemVerilog has been adopted by 100s of semiconductor design companies and supported by more than 75 EDA, IP and training solutions worldwide. Synopsys provides comprehensive support for SystemVerilog throughout its design and verification tool flow.

WHAT PEOPLE ARE SAYING   
MORE TESTIMONIALS >