Complete SystemVerilog Flow
IEEE Std 1800™-2005 SystemVerilog is the industry's first unified hardware description and verification language (HDVL) standard. SystemVerilog is a major extension of the established Verilog language, and dramatically improves productivity in the development of large-gate-count, IP-based, bus-intensive chips. SystemVerilog is targeted primarily at the chip implementation and verification flow, with powerful links to the system-level design flow. SystemVerilog has been adopted by 100s of semiconductor design companies and supported by more than 75 EDA, IP and training solutions worldwide. Synopsys provides comprehensive support for SystemVerilog throughout its design and verification tool flow.