English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Solutions
System-to-Silicon Verification Solution
Blogs
Blogs
All Synopsys Blogs
Breaking the Three Laws (FPMM Blog)
Breaking the Three Laws is dedicated to discussing technically challenging ASIC prototyping problems and sharing solutions.
Doug Amos, Michael Posner
A View from the Top: A System-Level Blog
This blog will deal not only with the shift towards adoption of virtual platforms but with ESL technologies in general
Achim Nohl
Verification Martial Arts
"Verification Martial Arts" is a highly technical, tutorial-based blog focusing on functional verification
Janick Bergeron
The Standards Game
"The Standards Game" features Karen's perspective on what’s going on in the standards arena
Karen Bartleson
Coverage Is My Friend
A blog that explores how to push the benefits of Coverage and related methodologies to new levels.
Alex Seibulescu
All Synopsys Blogs
S2S Verification Overview Video
High-level overview of the System-to-Silicon Verification Solution with David Park
SYNOPSYS JOURNAL:
The New Landscape of Verification
In this issue of Synopsys Journal, we consider the state-of-the-art in system-to-silicon verification.
S2S Verification Video
Interview with Rajiv Maheshwary and Janick Bergeron
Articles
The New Economics of Verification
The Growing Software Challenge - From Stack to SMP
Experts at the table: System-level verification
System Level Software Centric Power Debugging using Virtual Prototypes
Generating AMD microcode stimuli using VCS constraint solver
TLM-Based Verification Finds Strength In Standards
SaberRD – Desktop Environment for Power System Design
More
Blogs
Breaking the Three Laws (FPMM Blog)
A View from the Top: A System-Level Blog
Verification Martial Arts
The Standards Game
Coverage Is My Friend
More
Technical Papers
Are We There Yet
Debugging Embedded Software Using Virtual Prototypes
Efficient Design and Verification of Digital Communication Systems
High-performance, Parallel Simulation with VCS Multicore Technology
Pain Killers for the Fixed-Point Design Flow (Chinese)
Pain Killers for the Fixed-Point Design Flow
SystemVerilog for e Experts
More
Webinars
Get the Most from Your HSPICE Simulation
Stratix-based Algorithm Acceleration Prototyping
More
Videos
S2S Verification Overview Video
S2S Verification Video
Customer Highlight
SNUG San Jose 2010: Functional Verification Vision Session
DesignCon 2010: VCS Named DesignVision Award Finalist
DAC 2009: Solutions for Tough Verification Challenges
More
VMM Central
FPMM
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal