FPGA-Based Prototyping Datasheet 

 
Download Datasheet
At-a-Glance
  • Develop FPGA-based prototyping methodology for your ASIC design flow
  • Map ASIC-targeted RTL to HAPS® hardware
  • Optimize setup for RTL debug and software development

Enabling Early System and Software Development
Synopsys’ FPGA-based prototyping solution provides a tightly integrated and comprehensive FPGA-based prototyping flow for at-speed verification of FPGAs and ASICs. Synopsys’ FPGA-based prototyping software and hardware are ideal for IP and SoC design and verification teams who want to take advantage of advanced FPGA devices to quickly prototype their ASIC.

Synopsys consultants provide the methodology and implementation expertise to enable deployment of an FPGA-based prototyping solution that efficiently maps your ASIC-targeted RTL to Synopsys’ HAPS® hardware for implementation and debug of your design using an integrated software tool flow. Together, our suite of tightly integrated and easy-to-use hardware plus software tools and services expertise dramatically accelerate software development, hardware/software integration and system validation for individual IP blocks, processor subsystems and complete SoCs. Our engineers collaborate with your design team to define the flow and assist with the prototype implementation. The focus is to create a robust, reusable prototyping flow that puts your SoC design into actual hardware and enables “real world” testing and software integration in advance of ASIC availability.

Synopsys’ FPGA-based prototyping services include assistance with:
  • Developing your prototyping methodology
  • Test environment development and integration assistance (e.g., integration to interface IP)
  • Adapting your ASIC-targeted RTL for FPGA(s) (e.g., migrating memories, clocks and third party IP)
  • Configuring HAPS hardware (e.g., mapping standard interfaces and connectivity) including HAPS-60, HAPS-600 and HAPS-70 series prototyping systems for your verification strategy
  • Optimizing your FPGA-based prototyping flow setup for RTL debug using tools such as Synopsys’ Identify®

In addition to project-based FPGA-based prototyping services, Synopsys consultants can provide a project jumpstart for customers who are new to the HAPS system.


Figure 1: Synopsys’ FPGA-based prototyping services include assistance with implementing an entire prototyping methodology – from RTL development, through getting the design into HAPS hardware, to actual silicon.

A typical jumpstart includes five days of on-site services to assist you in setting up a comprehensive FPGA-based prototyping flow customized for your design environment. The collaborative, hands-on deployment model accelerates the integration of prototyping into your overall verification plan while advancing your design team’s knowledge of FPGA-based prototyping methodologies and implementation. Synopsys will adapt the jumpstart to your team’s experience level with FPGA-based prototyping. Jumpstart engagements may include:
  • Hands-on training that covers key tool features and methodologies using a sample design
  • A review of your verification plan and prototyping goals to assist you in creating a prototyping project plan that specifies the appropriate setup and configuration required. Portions of your actual RTL code can be used to setup and illustrate the key aspects of the prototyping flow
  • Using the HAPS hardware available at your site, your engineers will get hands-on experience configuring the hardware

To get more information on how we can customize our services to help you meet your design goals, please contact us or call your local Synopsys sales representative.



NewsArticlesDatasheetsSuccess StoriesWhite PapersTechnical PapersWebinars