English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
IP
Vertical Markets
White Papers
New Issue
DesignWare Technical Bulletin - DDR4, Processor IP, USB, SATA and more
ARTICLE
The MIPI M-PHY Reduces Power In Mobile Chip-To-Chip Interfaces
ARTICLE
Using audio codecs IP as the digital audio hub in mobile multimedia system
Webinar
Achieving Highly Reliable 10G Backplane Designs
Search Tools
Search for IP
Analog IP Selector
Memory & Logic IP Selector
White Papers
Understanding the Fundamentals of PCI Express
DDR: A Low Cost, Yet Increasingly Complex Off-Chip Memory Solution
How a Complete IP Solution Speeds Time-to-Market for 10G Ethernet Applications
Solving the Integration Challenges of USB-Enabled Designs
Enabling Rapid Adoption of the AMBA 3 AXI Protocol-based Designs
Designing Using the AMBA 3 AXI Protocol
Coding Guidelines for Datapath Synthesis
More
Customer Successes
OCZ Achieves First-Pass Silicon Success for SSD Controller Using DesignWare IP and Synopsys Professional Services
Fujitsu Semiconductor Selects DesignWare DigRFv4 M-PHY and DigRF 3G PHY IP for 2G/3G/4G Baseband Design
Case Study: InfoTM Microelectronics and DesignWare USB IP
Case Study: Sunplus IT and DesignWare USB 3.0 IP
Case Study: Guangdong Nufront CSC CO., LTD and DesignWare USB IP
Case Study: Hisense and DesignWare USB IP
Parrot Achieves First-Pass Silicon Success with Synopsys DesignWare Audio Analog Codec and USB 2.0 IP
More
Documentation
Low Power IP
Low Power Solution
myDesignWare Subscriptions
IP Reuse Tools
Vertical Markets
ARC Support
Interface IP Support
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal