HAPS FPGA Techfacts
DDR4 for Enterprise Applications
Multiple Sensor Connectivity with MIPI I3C
TLi Achieves First-Pass Silicon Success with DesignWare FTP Trim NVM IP
ARC Processor Portfolio for Safety-Critical Auto Applications Expanded to Include DSP and Cache Support
Inuitive Achieves First-Pass Silicon Success with DesignWare IP
Search for IP
Analog IP Selector
Memory & Logic IP Selector
Synopsys Expands Portfolio of ARC Processors for Safety-Critical Automotive....
Synopsys Delivers Next-Generation Verification IP for Micron's Hybrid Memory....
Synopsys Delivers Industry's First MIPI I3C IP for Sensor Connectivity....
Synopsys Delivers Industry's First Verification IP for USB Power Delivery 3.0
Synopsys Extends Verification IP Portfolio for Automotive Applications
JEDEC Updates Universal Flash Storage and Related Standards
Synopsys' Custom Compiler Deployed at STMicroelectronics to Boost IP....
All Synopsys News
Tech Design Forum: Implementing USB Type-C
SemiWiki: Are Standard Cell Libs, Memories and Mixed-signal IP Available at 7nm FF?
Prototyping Newsletter: How Prototyping Increases Interoperability Success
SemiconductorEngineering: Convolutional Neural Networks Power Ahead
DesignWare Technical Bulletin: Challenges of USB 3.1 IP Certification
DesignWare Technical Bulletin: Wired 2.5G/5G Ethernet Speeds for Faster Wireless Connectivity
DesignWare Technical Bulletin: Accelerating IoT Applications with a Data Fusion IP Subsystem
Committed to Memory
USB IP Blog: To USB or Not to USB
The Eyes Have it: A Mixed-Signal IP Blog
On the Move: MIPI IP Blog
High Performance and Scalable Sensor Connectivity with MIPI I3C
Securing the Internet of Things Using Hardware Rooted Processor Security - An Architect’s Guide
Foundation IP for 7nm FinFETs: Design and Implementation
Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures
Addressing Three Critical Challenges of USB Type-C Implementation
Designing an Efficient DSP Solution: Choosing the Right Processor and Software Development Toolchain
Delivering High Quality Analog Video Signals with Optimized Video DACs
DDR4 for Enterprise Applications
SoC Implementation of USB Type-C & DisplayPort Alt Mode
Securing IoT Systems with a Root of Trust
Test & Repair of SoCs for Functional Safety
Accelerate Interface IP Integration for Faster Time-to-Market
Synopsys and TSMC Get Smart with Bluetooth for IoT SoCs
Securing Your IoT Processor Based System
Designing 7-nm IP, Bring It On Moore!
Featured USB Video: DesignWare USB IP Enables Flexible DisplayLink Docking Stations with USB Type-C
Featured Bluetooth Video: A Complete Bluetooth® IP Solution Developed by Synopsys and Mindtree
What is ASIP Designer?
IoT Always-on Demonstration using the DesignWare® Smart Data Fusion IP Subsystem
Featured PCIe Video: PCI Express 4.0 Performance at More Than 1600 MB/s
Synopsys Accelerates IoT Designs with Comprehensive IP Portfolio
DesignWare Technical Bulletin Current Issue
DesignWare Technical Bulletin Archive
TLi Achieves First-Pass Silicon Success with DesignWare AEON FTP Trim NVM IP for Sensor ICs Targeting Smartphones
Inuitive Achieves First-Pass Silicon Success for NU3000 Multi-Core Signal Processor with DesignWare USB 3.0, DDR, MIPI, and Foundation IP
DesignWare UFS, UniPro and M-PHY IP Enable First-Pass Silicon Success for SK Hynix
Fuji Xerox Develops Scanned Image Data Processing ASIP Using Synopsys ASIP Designer
Siglead Achieves First-Pass Silicon Success with ARC Processors & DesignWare IP
MegaChips Meets Aggressive Performance & TTM Targets with DesignWare SATA IP
Marvell Reduces Networking SoC Die Size by 10% with STAR Memory System
Low Power IP
Low Power Solution
IP Reuse Tools
IP OEM Program
© 2016 Synopsys, Inc. All Rights Reserved.