DesignWare ARC HS Processor Family 

Maximum Performance for Embedded Applications 

Synopsys' DesignWare® ARC® Processors are 32-bit CPUs that SoC designers can optimize for a wide range of uses, from deeply embedded to high-performance host applications.

The ARC HS Family includes the multicore-capable HS34 and HS36 processors. The HS34 is a high-performance cacheless processor, while the HS36 includes up to 64KB of instruction and data caches. Both processors are available in dual- and quad-core configurations. The HS processors are optimized to deliver maximum performance efficiency (DMIPS/mW and DMIPS/mm2), making them ideally suited for embedded applications with high-speed data and signal processing requirements. The high degree of configurability and extensible instruction set allows designers to tailor each HS processor instance on their SoC for the optimum balance of performance, power and area.

All ARC processor cores are supported by a robust ecosystem of software and hardware development tools, including the MetaWare Development Kit, a complete solution for developing, debugging, and optimizing embedded software on ARC processors, the MQX real-time operating system (RTOS) and a portfolio of third-party tools, operating systems and middleware from leading industry vendors through the ARC Access Program.

PDF DesignWare ARC Processors Portfolio Brochure

Register for ARC HS Processor Online Training

  • Products
  • ARC HS34
  • High-speed single-, dual- and quad-core cacheless processorsmore

Ideal for applications requiring deterministic response time such as solid state drives (SSDs), network-attached storage (NAS), home gateways, home networking, and mobile products.

  • ARC HS36
  • High-speed single-, dual- and quad-core processors with I and D cachesmore

Optimized for use in higher-end embedded applications such as digital cameras, digital TVs, set-top boxes, automobile infotainment and control systems, and networked devices.

NewsArticlesWhite PapersWebinarsVideosNewslettersCustomer Successes