The DesignWare® ARC® EM Family of embedded processor cores is based on the scalable ARCv2 Instruction Set Architecture (ISA) and is optimized for performance efficiency (DMIPS/mW and DMIPS/mm2
). The ARC EM family includes the EM4 (cacheless) and EM6 (instruction and data caches) processor cores, designed for use in power and area-sensitive embedded applications. They offer industry-leading performance efficiency of up to 1.77 DMIPS/MHz, with minimal area and power consumption.
The ARC EM DSP family, which includes the ARC EM5D and EM7D processors, are specifically designed for ultra low-power embedded DSP applications. The ARC EM DSP processors are based on the 32-bit RISC EM family, providing a balanced combination of efficient real-time control and DSP performance required for many ultra low-power, always-on, voice-activated and sensor processing applications. The ARC EM with Safety Enhancement Package (SEP) is designed for use in ISO 26262 safety-compliant automotive applications.
The EM Processors are highly-configurable and extensible, enabling designers to implement each core with the optimum combination of performance, code density, area and power consumption for the specific task or application.
The EM Family of processor cores is supported by a robust ecosystem of software and hardware development tools, including an easy to use and low-cost ARC EM Starter Kit for early software development, the MQX real-time operating system (RTOS), and a portfolio of third-party tools, operating systems and middleware from leading industry vendors through the ARC Access Program.
DESIGNWARE PROCESSOR IP PORTFOLIO BROCHURE
Register for ARC EM Processor Online Training or Evaluation