Webinars 


Avoiding the Common Pitfalls of ARM-based Cache-coherent Verification and Performance Analysis
Synopsys will cover how verification IP for AMBA enables users to generate correct and interesting coherent stimulus for cache coherent SoC verification. This will include the complexities of configuration, stimulus, coverage and checking, as well as how to address the common verification pitfalls.
Neill Mullinger, Product Marketing Manager for Verification IP, Synopsys; Tushar Mattu, Corporate Application Engineer (CAE) for Verification Group, Synopsys
Dec 03, 2014

LPDDR4 Multi-Channel Architecture
Learn about connecting multiple channels of DRAM, tradeoffs in SoC floorplans, logical to physical addressing, connecting to on-chip buses, and low-power design methods for LPDDR4.
Marc Greenberg, Director of Product Marketing for DDR Controller IP, Synopsys
Dec 02, 2014

Simplify Sensor and Actuator Functionality for your IoT Solution
Learn how increasing system complexity as sensor fusion functions in IoT apps expand to include biometric control features can be addressed with a tightly integrated sensor and control IP subsystem.
Rich Collins, Product Marketing Manager, Synopsys
Nov 12, 2014

Take Control of Your Flow: Getting Started with Your First VC Apps
VC Apps, a programming interface available with Verdi, provides direct and open access to information from Verdi’s databases, analysis engines, and GUI components to customize, innovate or integrate within the Verdi debug environment. Verdi users have the power to maximize their effectiveness by using pre-built VC Apps or writing custom automation apps, scripts or programs. Learn how VC Apps APIs allow users to quickly get started writing programs, and provide many valuable ready-to-use apps installed in the Verdi package.
Rich Chang, Product Marketing Manager, Debug, Synopsys; Paul Huang, Corporate Application Engineer (CAE), Synopsys
Nov 11, 2014

High-Speed Embedded Linux Processing on an Embedded Power Budget
This webinar will look at a new high-speed processor implementation that can bring high-performance to your Linux-based embedded designs while significantly reducing power consumption.
Mike Thompson, Sr. Product Marketing Manager, Synopsys
Nov 06, 2014

HSPICE Tips & Tricks Webisode Series
Learn from Synopsys applications engineers how to get the most out of HSPICE analysis. Topics will include how to most effectively use S-element, eye diagrams, IBIS-AMI, RUNLVL, and more. New mini webinars will premiere monthly.
Ted Mido, Principal Engineer, HSPICE R&D, Synopsys
Nov 03, 2014

The 10 Things to Know about Memory Verification: Introducing Synopsys Memory VIP
Learn how feature-rich, native SystemVerilog memory VIP rapidly verifies the memory interfaces on complex designs, focusing on 10 key areas where productivity is improved. It will also show how the next generation memory VIP can verify the JEDEC protocol or can be configured to model specific memory devices.
Neill Mullinger, Product Marketing Manager for Verification IP, Synopsys; Nasib Naser, PhD, Senior Staff Corporate Applications Engineer, Synopsys
Oct 23, 2014

Samsung Saves 20% Total Power on FinFET Designs with PrimeTime Signoff-driven ECO - Simplified Chinese
Join Synopsys as they discuss physically-aware ECO power recovery for advanced designs. Learn how Samsung reduced total power by 20% using PrimeTime ECO’s latest power recovery technology.
James Chuang, Technical Marketing Manager, Synopsys
Oct 22, 2014

Samsung Saves 20% Total Power on FinFET Designs with PrimeTime Signoff-driven ECO - Traditional Chinese
Join Synopsys as they discuss physically-aware ECO power recovery for advanced designs. Learn how Samsung reduced total power by 20% using PrimeTime ECO’s latest power recovery technology.
James Chuang, Technical Marketing Manager, Synopsys
Oct 22, 2014

Optimizing DSP cores for Performance & Power with DW Logic Libraries & Embedded Memories (Mandarin)
Learn how optimized embedded memories & logic libraries enable your DSP design to achieve performance/power/area targets, and how choosing the correct IP/methodology avoids physical design bottlenecks.
Wendy Chen, IP Program Manager, Synopsys; Dennis Han, Senior Technical Support Engineer, CEVA
Oct 21, 2014

Designing with Non-Volatile Memory for High-Volume Automotive ICs (Mandarin)
Learn about the challenges with designing high-volume automotive ICs and the associated non-volatile memory requirements for high performance, high reliability, and optimized area.
Ming Han, FAE, Synopsys; Ting-Jia Hu, Senior Program Manager, Synopsys
Oct 17, 2014

Reinventing Coverage and Planning with Verdi—A Fully Integrated, Complete Verification Closure Flow To Help You Deliver Chips On Time
The Synopsys Verdi® Coverage solution provides comprehensive planning and coverage analysis technologies as a part of the industry-leading Verdi3™Automated Debug System. We'll discuss why Synopsys' native integration of planning, coverage, and debug technologies provide a complete closure solution to help meet demanding schedules and provide teams with more confidence when asked the inevitable question: '"Are we done yet?"
Steve Chappell, Senior Product Marketing Manager, Debug and Analysis, Synopsys; Michael Horn, Verification Technologist, Synopsys
Oct 14, 2014

UMC and Synopsys: A Complete and Differentiated 28nm Signoff and Manufacturing Infrastructure – Traditional Chinese
This webinar covers the benefits of In-Design, an integrated methodology enabling you to run foundry signoff DRC and Metal Fill runsets inside the place-and-route environment, as UMC and Synopsys share their proven design flow for 28nm chip design.
Anderson Huang, UMC; Dr. Daw Hsu, Synopsys
Oct 09, 2014

UMC and Synopsys: A Complete and Differentiated 28nm Signoff and Manufacturing Infrastructure – Simplified Chinese
This webinar covers the benefits of In-Design, an integrated methodology enabling you to run foundry signoff DRC and Metal Fill runsets inside the place-and-route environment, as UMC and Synopsys share their proven design flow for 28nm chip design.
Anderson Huang, UMC; Dr. Daw Hsu, Synopsys
Oct 09, 2014

Accelerating Coverage Closure by Complementing Simulation with Formal Verification
VC Formal’s unreachable coverage analysis capability can help verification teams save weeks of manual effort, and VC Formal’s SoC connectivity checking capability can help eliminate the very real likelihood of missed bugs using traditional methods of verifying the huge numbers of top-level and block-level connections. We will describe how VC Formal’s capabilities can be easily used for saving time and effort in these very common and important use cases. In this webinar, we will show two crucial areas where formal tools can quickly save time and effort in helping you meet your verification coverage goals.
David Hsu, Director of Product Marketing, Static and Low Power Verification, Synopsys; Anders Nordstrom, Corporate Application Engineer (CAE), Verification, Synopsys; Xiaolin Chen, Corporate Application Engineer (CAE), Verification, Synopsys
Oct 07, 2014

How Reliable is Your FPGA Design? Tips and Tricks for Building-in High Reliability
Learn how to automatically "build in" high reliability using Synopsys Synplify Premier FPGA design tool.
Sharath Duraiswami, Senior Corporate Applications Engineer, Synopsys
Oct 02, 2014

Samsung Saves 20% Total Power on FinFET Designs with PrimeTime Signoff-driven ECO
Join Synopsys as they discuss physically-aware ECO power recovery for advanced designs. Learn how Samsung reduced total power by 20% using PrimeTime ECO's latest power recovery technology.
Vivek Ghante, Senior Corporate Applications Engineer, Synopsys; James Chuang, Technical Marketing Manager, Synopsys
Oct 01, 2014

Addressing IP Compliance Challenges with UVM-based Test Suites
Protocol verification is a massive time- and resource-consuming endeavor, fraught with complexity and the risk of errors and omissions. Synopsys Verification Test Suites leverage the expertise of protocol experts to provide a rapidly deployable and extensible set of comprehensive tests, written in easily modifiable and reusable SystemVerilog UVM source code. The webinar will give an overview of the architecture and scope of Synopsys’ Verification Test Suites to achieve faster and higher quality coverage closure.
Neill Mullinger, Product Marketing Manager for Verification IP, Synopsys; Karim Aoua, Staff CAE, Synopsys
Sep 30, 2014

UMC and Synopsys: A Complete and Differentiated 28nm Signoff and Manufacturing Infrastructure
This webinar covers the benefits of In-Design, an integrated methodology enabling you to run foundry signoff DRC and Metal Fill runsets inside the place-and-route environment, as UMC and Synopsys share their proven design flow for 28nm chip design.
Anderson Huang, UMC; Dr. Daw Hsu, Synopsys
Sep 25, 2014

Ethernet in the Connected World
In the connected world, data management and robust networking is essential. Learn about new networking demands for data management between connected devices, market trends and IEEE standards.
John A. Swanson, Product Line Manager, Synopsys
Sep 23, 2014

How to Develop Ultra-Low Power Voice Control and Sensor Devices for Always-On IoT Apps
Learn how the efficient response and low power consumption of the ARC® EM DSP processor and Sensory TrulyHandsfree™ software solution deliver excellent performance with long battery life for IoT apps.
Paul Garden, Product Marketing Manager, Synopsys; Bernard Brafman, Vice President of Business Development, Sensory
Sep 18, 2014

PCI Express 4.0 & Controller Design: Veni, Vidi, Vici
This technical webinar reviews key changes in the PCI Express 4.0 specification and explains strategies for dealing with digital design challenges, handling the higher bandwidth, and more.
Richard Solomon, Technical Marketing Manager, Synopsys
Sep 16, 2014

Increase Designer Productivity and Accelerate SoC Design Schedule Through Flow Automation
The complexities of advanced SoC design constantly challenge tape-out timelines. Synopsys' Lynx Design System can simplify and automate flows for many critical implementation and validation tasks, enabling engineers to focus on achieving performance goals. This webinar will introduce you to how customers such as Altera are leveraging Lynx in their design flows to lower risk and improve predictability. Additionally, you will learn about innovative and sophisticated automation solutions for design QoR analysis, correlation and regression that accelerate design schedules.
Lydia Lee, Lynx Design System Staff CAE, Synopsys
Sep 10, 2014

VCS AMS for Advanced SoC Mixed-signal Verification
Learn how ARM and STMicroelectronics are using the advanced verification techniques and productivity features of VCS AMS to verify their mixed-signal SoC designs.
Helene Thibieroz, VCS AMS Product Marketing Manager, Synopsys, Inc.; Pierluigi Daglio, AMS Design Verification Flows Manager, STMicroelectronics; Venkatesh Bharanthi Krishnamurthy, Manager of Design Automation, ARM
Sep 03, 2014