DAC 2012  

Demo Schedule 

Monday, June 4

TimeTopics
10:00-11:00IC Compiler and IC Validator:  The Best Solution for DPT-Compliant 20nm Designs
11:00-12:00Next-Generation Discovery Verification IP, including Protocol Analyzer
12:00-1:00 
1:00-2:00Integrating Virtual Prototypes in the Development of SoCs
2:00-3:00IC Compiler Custom Co-Design
3:00-4:00IC Compiler and IC Validator: The Best Solution for DPT-Compliant 20nm Designs
4:00-5:00IC Compiler Custom Co-Design

Tuesday, June 5

TimeTopics
10:00-11:00Next-Generation Discovery Verification IP, including Protocol Analyzer
11:00-12:00IC Compiler Custom Co-Design
12:00-1:00 
1:00-2:00IC Compiler Custom Co-Design
2:00-3:00IC Compiler and IC Validator: The Best Solution for DPT-Compliant 20nm Designs
3:00-4:00Integrating Virtual Prototypes in the Development of SoCs
4:00-5:00IC Compiler and IC Validator: The Best Solution for DPT-Compliant 20nm Designs

Wednesday, June 6

TimeTopics
10:00-11:00IC Compiler Custom Co-Design
11:00-12:00IC Compiler and IC Validator:  The Best Solution for DPT-Compliant 20nm Designs
12:00-1:00 
1:00-2:00Next-Generation Discovery Verification IP, including Protocol Analyzer
2:00-3:00IC Compiler Custom Co-Design
3:00-4:00IC Compiler and IC Validator: The Best Solution for DPT-Compliant 20nm Designs
4:00-5:00 


Join Us!   Follow Us!

Twitter    Facebook    LinkedIn


Synopsys


Synopsys