

Analysis of threshold voltage variations of FinFETs relating to short channel effects

Y. Kobayashi¹, A. B. Sachid³, K. Tsutsui¹, K. Kakushima¹, P. Ahmet², V. R. Rao³ and H. Iwai²

¹ Dept. of Electronics and Applied Physics, Tokyo Institute of Technology, 4259, Nagatsuta, Yokohama, Kanagawa 226-8502, Japan
Phone: +81-45-924-5461

E-mail: kobayashi.y.am@m.titech.ac.jp

² Frontier Research Center, Tokyo Institute of Technology, 4259, Nagatsuta, Yokohama, Kanagawa 226-8502, Japan

³ Dept. of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai-400076, Powai, India

Introduction

Double-gate MOSFETs, such as FinFETs, are candidates for future short channel MOSFETs because of their superior gate control to that of conventional planar MOSFETs [1]. Variation of threshold voltage (V_{th}) which appears with down sizing of devices is identified as a serious problem [2,3], however, it has not been studied so systematically for FinFETs comparing to the planar MOSFETs. In this paper, we evaluated the variation of V_{th} of FinFETs originated from deviations of various parameters of device size and impurity concentration by 2D device simulator, and revealed that there exist different origins, those related with short channel effects (SCEs) and those unrelated to SCEs. The effect that these two origins cancel out each other was found to suppress the V_{th} variation, and it appeared under different conditions for the FinFETs and the planar MOSFETs

Simulations and Results

Simulated device models and parameters are shown in Fig.1 and Table 1. Gate length (L_g) and EOT are identical for the planar MOSFETs and the FinFETs. Two different values of channel doping concentration (N_c) are employed for the FinFETs, such as $N_c = 8.1 \times 10^{18} \text{ cm}^{-3}$ for "FinFET-I", $N_c = 1.0 \times 10^{17} \text{ cm}^{-3}$ for "FinFET-II" and $N_c = 10^{15} \text{ cm}^{-3}$ for "FinFET-III" with underlap [4] while, only $N_c = 8.1 \times 10^{18} \text{ cm}^{-3}$ is employed for the planar MOSFETs. As well as these short channel devices, the long channel devices ($L_g = 1.0 \mu\text{m}$) having another parameters identical to those of the short channel devices were used in order to extract factors relating to SCEs. On these devices, V_{th} shifts for 10% increase in structural parameters such as L_g , Fin width (W_{fin}), N_c and EOT were evaluated. And a difference between the obtained value for the short channel device and that for the long channel device was derived as a factor related with SCEs for each evaluation.

Obtained results are shown in Fig. 2. For the L_g deviation, the V_{th} variations of the short channel devices are fully originated from SCEs. The FinFET with low N_c leads lower V_{th} variation than that with high N_c . For the W_{fin} deviation, interesting phenomenon is observed. V_{th} variation for short channel FinFET with high N_c is much smaller than that with low N_c in FinFET I and FinFET II. However, the small V_{th} variation is resulted from cancellation out between the factor of SCEs represented by the difference described above and that independent of SCEs represented by the long channel. In FinFET III, as $L_{eff}(\text{OFF}) > L_g$ in weak inversion, V_{th} variation is smaller than other FinFETs used in this work. For the N_c deviation, the V_{th} deviation of the FinFET with low N_c is very small. For the EOT deviation, signs of V_{th} variation

are opposite for the planar MOSFET and the FinFET I and FinFET II, and the significant cancellation effect is observed for the planar MOSFET. However, in FinFET III, V_{th} variation due to EOT variation is smaller due to better short-channel performance.

Conclusion

In the origins of V_{th} variation of FinFETs for deviation of device parameters such as L_g , N_c , W_{fin} and EOT, there are two different factors, those related with SCEs and those unrelated to SCEs. For deviation of particular device parameters, cancellation between these two factors having opposite sign each other results in apparent suppression of V_{th} variation. And the deviating device parameters for which such cancellation effects are observed are different for the FinFETs and the planar MOSFETs.

Acknowledgements

This work was partially supported by Grant-in-Aid for Scientific Research on Priority Areas by the Ministry of Education, Culture, Sports, Science and Technology Japan.

Reference

- [1] D. Hisamoto, *et al.*, *IEDM Tech. Dig.*, 1989, 833.
- [2] M. Masuda, *et al.*, *CICC*, 2005, 593.
- [3] F. L. Yang, *et al.*, *Symp. VLSI Tech.*, 2007, 22.
- [4] A.B.Sachid, *et al.*, *EDL*, 2008




Fig. 1 Simulated device models: (a) Planar MOSFET, (b) FinFET.

Table 1 Device dimensions used in this work.

Gate Length (L_g)	16 nm (short channel)
Effective Gate Length (L_{eff})	12.5 nm
EOT (nm)	0.5nm ($T_{ox} = 2.7\text{nm}(\text{HfO}_2)$)
Junction depth (X_j)	5.8nm
L_{eff} of FinFET-III at the off state	36 nm
ϵ_r of spacer material in FinFET-III	20




Fig. 2 Deviation of V_{th} of planar MOSFET and FinFETs for +10% deviation of L_g , W_{fin} , N_c and EOT. $N_c = 8.1 \times 10^{18} \text{ cm}^{-3}$ for FinFET-I and planar MOSFET, $N_c = 1.0 \times 10^{17} \text{ cm}^{-3}$ for FinFET-II, and $N_c = 1.0 \times 10^{15} \text{ cm}^{-3}$ for FinFET-III.