China 简体中文 Japan 日本语 United States English
International Office Locations
SNUG United Kingdom 

Hilton Reading Hotel 

Reading, UK 
24 May 2012


SNUG UK is your opportunity to learn, share and engage with your fellow Synopsys technology users. In addition to an exceptional technical program that will give you practical information you can apply to your current project or use to jump-start your next design, SNUG also offers plenty of opportunities to share experiences, network with other users and meet with Synopsys experts to learn about the newest products and preview future technology direction.

 

 
Qualified Synopsys tool users are invited to attend SNUG.
For schedule details visit the Conference at a Glance.


 
SNUG is committed to making the best possible use of your time and delivering practical information you can take away and apply to your current project as well as future designs.


 
Synopsys has secured a special rate at the Hilton Reading Hotel for the night of the 23rd May if you are traveling for the conference. To ensure you receive this special rate please click here to book directly with the hotel. Please make sure you read the terms and conditions.

Hilton Reading Hotel
Drake Way
Reading RG2 0GQ
United Kingdom


Required Templates


Dates to Remember
    5 December 2011 Call for papers opens
     7 February 2012 Call for papers closes
    10 February 2012 Preliminary acceptance notification
    2 March 2012 Draft paper due
    19 March 2012 Final paper due
    23 March 2012 Final acceptance notification and presentation spots awarded
    2 April 2012 Draft slides due
    9 May 2012 Final slides due
    24 May 2012 SNUG UK 2012


SNUG UK
17 May 2011

Conference Schedule
Nearly 100 Synopsys users were in attendance at SNUG UK on 17 May 2011. Users valued this opportunity to exchange ideas with peers and product experts while attending the 29 technical papers that were presented across 5 separate technology tracks.


SNUG UK Proceedings
Check out the proceedings library to locate user papers or tutorials that contain solutions you can apply to your own design challenges.


1st Place - Best Paper Formal Verification and Validation of High-Level Optimizations of Arithmetic Datapath Blocks
Theo Drane [Imagination Technologies Ltd.], Himanshu Jain [Synopsys]
PaperPresentation


2nd Place - Best Paper Improving DFTMAX Compression Results in Latch Based Designs
Richard Illman [Dialog Semiconductor]
PaperPresentation


3rd Place - Best Paper Creation of an Embedded Temperature Sensor for Low Geometry Nodes using Custom Designer Mixed-Signal Design Flow
Stephen Crosher, Neil Roberts [Moortec Semiconductor]
PaperPresentation


Technical Committee Award Honorable Mention Techniques for Achieving High Test Quality using DFT Compiler/DFTMAX Compression and TetraMAX
Derya Rutten-Eker [ST-Ericsson]
PaperPresentation


Technical Committee Award AMS Verification with SystemVerilog
Graeme Nunn [Calvatec]
PaperPresentation


ProceedingsDownload 2011 proceedings
PAPERS (17 MB) PRESENTATIONS (13 MB) TUTORIALS (40 MB)

SNUG thanks the members of the Technical Committee who volunteer their time and expertise to ensure SNUG’s technical quality, local perspective and value to the users of Synopsys tools and technology.

User Technical Chairs
Frank Poppen, OFFIS Institute for Information Technology
SNUG Europe Technical Chair

Mike Bartley, Test and Verification Solutions Ltd
SNUG UK Technical Chair

Pierluigi Daglio, STMicroelectronics
SNUG France Technical Chair

Members
Alessandro Valerio, STMicroelectronics
Claus Kuntzsch, Texas Instruments
Christophe Scarabello, Tiempo SAS
David Long, Doulos
David Tester, Structured Custom Ltd.
Didier Maurer, Dolphin Integration
Farid Labib, LSI Corporation
Franco Cesari, STMicroelectronics
Herbert Preuthen, LSI Corporation
Herbert Taucher, Siemens AG Austria
Jerome Bombal, Texas Instruments
Julien Pouget, ST-Ericsson
Justin Mitchell, BBC
Karsten Matt, GLOBALFOUNDRIES
Kousalya Nagakarthick, LSI Corporation
Laurent Besson, ST-Ericsson
Majid Ghameshlu, Siemens AG Austria
Mark Wilmott, STFC Rutherford Appleton Laboratory
Norbert Schuhmann, Fraunhofer Institute for IC
Paul Fugger, Infineon Technologies
Richard Illman, Dialog Semiconductor
Robert Siegmund, GLOBALFOUNDRIES
Shalom Bresticker, Intel
Stuart Vernon, Imagination Technologies
Sylvie Pierunek, STMicroelectronics
Tobias Thiel, Freescale Semiconductor