SNUG India 2010 Proceedings

2014|2013|2012|2011|2010
Sort proceedings by:


Complete Proceedings


User Papers and Presentations
TA1 Whitepaper & User Papers
Power Intent Specification Creation and Verification for Multi-Rail Cells using LEDA/MVSIM
Author(s): Anil Deshpande, Ramanan Balakrishnan [AMD], Vishwanath Sundararaman, Vikram Malik [Synopsys]
PaperPresentation

VMM based Multi-Layer Framework for System Level Verification
Author(s): Ashok Chandran, Sajeev Thomas, Saj Kapoor [Analog Devices]
PaperPresentation

TA2 Tutorial & User Papers
Pragmatic Approach for Reuse with VMM1.2 and RAL
Author(s): Sachin Sohale, Karthik Majeti, Pratish Kumar KT [Texas Instruments], Tushar Mattu [Synopsys]
PaperPresentation

Verification of Network Congestion Avoidance Algorithm Like WRED using VMM
Author(s): Puja Sethia [eInfochips]
PaperPresentation

TA3 User Papers
Low Power VMM for Telecom Designs
Author(s): Paul Kaunds, Asha Rai, Bhavani Shankar Kaggala, Sowmya Sullia [Kacper Technologies]
PaperPresentation

UPF specification and integration for a multiple sub-system low-power SoC
Author(s): Girish Kumar S N [NVIDIA], Krishna Theja Avvaru [Synopsys]
PaperPresentation

TB1 Tutorial & User Papers
Physical Implementation Challenges for a Very Large, Channel-Dominated, Multi-Clock Design in 45nm (1st Place - Best Paper; IC Design: Physical Design)
Author(s): Namit Varma, Madhusudan Rajagopal, Veena Radhakrishnan [Achronix]
PaperPresentation

Pre-Route Optimization Techniques Developed for High Performance Designs
Author(s): Nishant Gaidhani, Girish T Prabhakara [AMD]
PaperPresentation

TB2 Tutorial & User Papers
A Novel Methodology for High Performance Large Signal Memory Design
Author(s): Sumit Goswami, Sourashtra D Singh, Sanjeev K R [Intel]
PaperPresentation

Clock Power Reduction for Future Complex SOC using ICC
Author(s): Harmit Singh, Sourav Banerjee, Madhu Rao [Texas Instruments], Gaurav Ganeriwal [Synopsys]
PaperPresentation

Designing a GHz+ Cortex-A9 MPCore Dual Core Processor with Avanced Leakage Mitigation
Author(s): Sudhakar Maddi, Prasanth Gopinath, Roma Kundu [ARM], Anand Babu GS, Ananda Veerasangaiah [Synopsys]
PaperPresentation

TB3 User Papers
Automatic Cloning of Register and Combinational Logic
Author(s): Chakradhar Tallury, Vijay Kumar Budumuru [AMD]
PaperPresentation

Building IR Aware Power-Network for Complex Multi-Voltage Designs using ICC-PNS
Author(s): Prakash Janakiraman, Vipin Kumar Mishra [Intel]
PaperPresentation

TC1 Tutorial & User Papers
Efficient Prototyping of Multi-Million Gate SoCs using Accelerated Synthesis Feature of Synplify Premier (1st Place - Best Paper; FPGA and System Design)
Author(s): Sabyasachi Dey, Amit Siroya [Qualcomm]
PaperPresentation

Implementing high speed Serial interfaces in FPGA using HAPS Platform
Author(s): Umesh Huilgol, Vijay Chachra [LSI]
PaperPresentation

TC2 User Papers & Tutorial
FPGA Prototyping of a Multi-Media IP with Built-in Debug Capability using Synopsys-FPGA Tool and HAPS Platform
Author(s): Naveen T, Jagonda P, Subramanian P [Samsung]
PaperPresentation

System Performance Analysis - Modeling Approach
Author(s): Bhaarathe M, Amit S Kulkarni, Sonith T K [KPIT Cummins]
PaperPresentation

TD1 Tutorial & User Papers
Power and throughput optimization of pipelined custom processor designs using resource usage predictability with variable clock frequency
Author(s): Senthilkannan Chandrasekaran , Anuj Pratap Singh, Jasbir Singh Nayyar, Vivek Singhal [Texas Instruments]
PaperPresentation

Shrinking SoC Design Cycles using Designware Intellectual Property
Author(s): Rohitaswa Bhattacharya, Gaurav Bhatnaga, Vijay Mathur [STMicroelectronics]
PaperPresentation

WA1 Vision & User Papers
Identification of Non Resettable Flops for Faster Gate-Level Simulation
Author(s): Shankarnarayan Bhat, Shrivatsa Prahallada, Sriram Satakopan, Sanjay Muchini [Qualcomm]
PaperPresentation

Managing Gate Simulations for Large Designs using VCS-MX
Author(s): Lovleen Bhatia, Ish Kumar Dham, Rahul Maitra, Rama Kowsalya [Texas Instruments]
PaperPresentation

WA2 User Papers
Automating Functional Coverage Convergence and Avoiding Coverage Triage with ECHO Technology
Author(s): Pratish Kumar KT, Sachin Sohale, Ashish Chandra [Texas Instruments], Gaurav Gupta [Synopsys]
PaperPresentation

Challenges in SOC Integration -Verification and Reusable Methodology - to Overcome the Challenges
Author(s): Arif Mohammed, Paresh Joshi [Texas Instruments], Gaurav Gupta [Synopsys]
PaperPresentation

Efficient Use of SV Constraints for Optimum Simulation Performance
Author(s): Ujjal Bose, Deepa Ananthanarayanan [AMD]
PaperPresentation

Verification of Mixed-Signal Designs using System-Verilog Assertions in Co-simulation (1st Place - Best Paper; IC Verification)
Author(s): Somasunder Kattepura Sreenath, Sandeep Tare [Texas Instruments]
PaperPresentation

WB1 User Papers & Tutorial
Interconnect Variation Analysis
Author(s): Ajoy Mandal, Arvind N V, R Venkatraman, Kamal Kumar [Texas Instruments]
PaperPresentation

Timing Analysis on a Large High Performance 40nm Video SoC
Author(s): Pranav Murthy, Sanju Nair, Rajagopal K A [Texas Instruments]
PaperPresentation

WB2 Tutorial & User Papers
Accurate Early Power Roll-Up Methodology for High Speed IPs
Author(s): Arijit Mukhopadhyay [Intel]
PaperPresentation

Constraints Validation Using GCA
Author(s): Nupur Gupta, Pankaj Jain [STMicroelectronics]
PaperPresentation

On Analysis & Development of Sign-Off Quality Clock Gating Effectiveness Metrics (1st Place - Best Paper; IC Design: Signoff)
Author(s): Jairam Sukumar, Udayakumar H, Rajagopal K A [Texas Instruments], Maria Tovey [Synopsys]
PaperPresentation

WB3 User Papers
An Effective Approach for Better STA Sign-off with AOCVM Flow
Author(s): Swanand Palanki, Divya Srinath, Abhishek K, Jyothi Shankar Sen [Wipro Technologies]
Presentation

Novel Approach to Reduce Runtime for Crosstalk Timing Closure
Author(s): Rangarajan Srinivasan [NVIDIA], Vivekanandan Muthuswami [Synopsys]
Paper

Three Step Methodology for Faster and Reliable Timing Signoff of Multimillion Gate Designs
Author(s): Mohit Verma, Azad Singh [STMicroelectronics], Vikas Choudhary [Synopsys]
PaperPresentation

WC1 Vision & User Papers
A Step Closer to First Pass Silicon Success Through *ANALOG* Checkers, Assertions and Functional Coverage using XMRs
Author(s): Joyodhree Biswas, Sean Sequeira [AMD]
PaperPresentation

Improving the Runtime of Memory Library Characterization Without Affecting the Accuracy using New Algorithms in HSIM.
Author(s): Shwetha Kamat, Asha [Qualcomm]
PaperPresentation

WC2 Tutorial & User Papers
Electromigration Analysis for ESD Circuits using HSIM-Plus
Author(s): Ranabir Dey, Kishan Chanumol, Manjunatha Prabh [ARM], Sateesh Chandramohan [Synopsys]
PaperPresentation

Finding Power-up Issues in Memories using ESP-CV (1st Place - Best Paper; Custom Design and AMS Verification)
Author(s): Premkumar, Sanjeev Suman [Texas Instruments], Rakesh Shenoy [Synopsys]
PaperPresentation

Memory Bitmap Verification using HERCULES and ESPCV.
Author(s): Viney Gautam [ARM]
Presentation

WC3 User Papers
Experiences with XA for 32nm Memory Characterization for Fast Turn-Around.
Author(s): Nitin Gupta [STMicroelectronics], Rakesh Shenoy [Synopsys]
PaperPresentation

Interoperable PDKs - From Fad to Factor
Author(s): Baby Praveen Kollery, Jiju Paul [Wipro Technologies]
PaperPresentation

Using ESP-CV Symbolic Simulation for Standard Cell Functional Verification
Author(s): Sree Rama Chandra Gupta [Qualcomm], Rakesh Shenoy [Synopsys]
PaperPresentation

WD1 Tutorial & User Paper
Achieving Optimum Area & Power using MCMM
Author(s): Rajmohan Reddy Mandapati, Girish TP [AMD], Ramakrishna R [Synopsys]
PaperPresentation

Power and Performance Optimization for an Ultra High Performance Mobile Processor using Multiple VT Libraries
Author(s): Sourav Banerjee, Sreeram Chandrasekar, Yogesh Agarwal [Texas Instruments]
PaperPresentation

WD2 User Papers & Tutorials
Formality - An Integral Part of ASIC Design Flow
Author(s): Dayananda Yaraganalu Sadashivappa, Raghavendra G Palankar [Samsung]
PaperPresentation

WD3 User Papers (Includes 1 Publication Only Paper)
200X Combinational Scan Compression Architecture - Challenges and Results
Author(s): Rajesh Gottumukkala, Sarveswara Tammali, Aishwarya Singh [Texas Instruments], Mohanasundaram Selvam [Wipro Technologies]
PaperPresentation

Achieving massive multi-site testing without compromising on the test quality - Is Serializer the solution? (1st Place - Best Paper; IC Design: Synthesis and Test)
Author(s): Malav Shah, Claus kuntzsch, Nikolaus Mittermaier [Texas Instruments]
PaperPresentation

Compressed Pattern Debug and Diagnosis Flow Using X-tolerant DFTCMax Architecture
Author(s): Arvind Jain, Kanupriya Raturi, Sundarrajan Subramanian, Rubin Parekhji [Texas Instruments]
PaperPresentation

Publication Only: Multi-Power Design - DFT Challenges and Recommendations
Author(s): K. Rajesh, Kamal Jasti, Yogesh Thombre, [LSI], Daryl Pereira [Synopsys, Inc.]
Paper

White Paper
TA1 Whitepaper & User Papers
Key EDA Metrics and the Path to Scale out EDA Computing using Clouds
Author(s): Ramki Balasubramanian [Synopsys]

Tutorials
TA2 Tutorial & User Papers
VMM 1.2 for New Users
Author(s): Amit Sharma [Synopsys]
Tutorial

TB1 Tutorial & User Papers
Increased Productivity and Higher Predictability with the Lynx Design System
Author(s): Suresh Raman, Pramod Sripathi [Xilinx], Aditya Ramachandran [Synopsys]

TB2 Tutorial & User Papers
IC Compiler Planning and Implementation of Large Hierarchical Designs
Author(s): Anand Babu G S [Synopsys]

TC1 Tutorial & User Papers
Complex Algorithm System Simulation and High-Throughput Hardware Design using SPW
Author(s): Puneet Kumar [Synopsys]
Tutorial

TC2 User Papers & Tutorial
Model-Based High-Level Synthesis for Communications Systems using Synphony HLS
Author(s): Ananda Holenarasipura [Synopsys]

TD1 Tutorial & User Papers
Understanding HDMI 1.4 and How to Integrate the New HEAC Feature into SoCs
Author(s): Tom Liu [Synopsys]
Tutorial

TD2 Tutorials
SuperSpeed Your SoC with USB 3.0
Author(s): Sriram Balasubramanian, Chakrapani Pathikonda [Synopsys]
Tutorial

Understanding PCI Express 3.0 and How to Implement the New Features
Author(s): Vaibhav Kale [Synopsys]
Tutorial

WB1 User Papers & Tutorial
Getting the Most From PrimeTime
Author(s): Umesh M Metkar [Synopsys]
Tutorial

WB2 Tutorial & User Papers
Faster Timing Convergence with PrimeTime ECO
Author(s): Vikas Choudhary [Synopsys]
Tutorial

WC2 Tutorial & User Papers
CircuitCheck for Low Power Transistor Level Error Detection
Author(s): Rakesh Shenoy Panemangalore [Synopsys]
Tutorial

WD1 Tutorial & User Paper
Extreme Low-Power Datapath Design with DesignWare minPower Components
Author(s): Anil Kumar S.R. [Synopsys]
Tutorial

WD2 User Papers & Tutorials
Galaxy RTL: Design Compiler 2010.03
Author(s): Philip Issac [Synopsys]
Tutorial

Test Automation updates
Author(s): Daryl Pereira [Synopsys]
Tutorial

Panel Presentation
Panel
Cloud Computing and the Implications for EDA
Author(s): TBA [Synopsys]

Demo
TC3 Synopsys Session
Synopsys Training and Education Partners
Author(s):