SNUG search results 


Enrich your Mixed-Signal Verification with UPF Simulation - France, 2014
Tutorial

ICC 2013.12 Release Highlight - France, 2014
Tutorial

Verdi Signoff-LP: Next-Generation Low-Power Static Verification - France, 2014
Tutorial

TD1.1 User: Modeling and Implementation of Low-Power Intent for Complex SoC Using UPF2.0 - India, 2014
Shashank Bhonge, Vaishali Huilgol, Vinod Reddy - Xilinx
PaperPresentation

TD1.3 Tutorial: Low-Power Design Implementation - India, 2014
Tutorial

TD2.1 User: Case Study of Using Verdi Signoff LP for Low Power Checks - India, 2014
Hitesh Nijhawan - STMicroelectronics, Vikas Garg - Synopsys
PaperPresentation

TD2.2 User: A Recipe to Implement and Verify Low-Power Architecture - India, 2014
Alpana Bastimane, Varaprasad Mailapalli - LSI R&D India Pvt. Ltd.
PaperPresentation

Going Beyond the Waveform: Advanced Debug Techniques in Verdi - Israel, 2014
Tutorial

Hierarchical Flow With Block Abstraction and Power Domains - Israel, 2014
Pavel Vilk - Avnet
PaperPresentation

Low Power Flow (UPF) Update - Israel, 2014
Tutorial

Low-Power and Simulation Performance in Mixed-Signal - Israel, 2014
Tutorial

Verdi Signoff-LP: Next-Generation Low-Power Static Verification - Israel, 2014
Tutorial

Going Beyond the Waveform: Advanced Debug Techniques in Verdi - Silicon Valley, 2014
Tutorial

IC Compiler 2013.12 Release Highlights - Silicon Valley, 2014
TutorialVideo

Low-Power and Simulation Performance in Mixed-Signal - Silicon Valley, 2014
Tutorial

Low-Power Design Implementation - Silicon Valley, 2014
Tutorial

Verdi Signoff-LP: Next-Generation Low-Power Static Verification - Silicon Valley, 2014
TutorialVideo