English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Community
Synopsys Users Group
Location Proceedings
SNUG Taiwan 2012 Proceedings
2012
|
2011
|
2010
|
2009
|
2008
Sort proceedings by:
Sessions
Awards
Complete Proceedings
User Papers (zip file)
User Presentations (zip file)
Synopsys Presentations (zip file)
User Papers and Presentations
TA1 HPC
28nm Cortex-A9 Implementation
Author(s):
Tommy Huang (Socle)
Presentation
Empower Computing Through ARM Mali GPU Implementation
Author(s):
Tim Whitfield, ARM
Presentation
How to achieve best performance by customized HPC flow on high performance design
Author(s):
Chung Chiao Chang (Ali)
Presentation
TA2 Verification
Creating AMBA4 ACE Test Environment With Discovery VIP
Author(s):
Sean Chou, Whitney Huang (Mediatek)
Paper
Presentation
Creating Low Power Assertion and Coverage with PAVE
Author(s):
Shang-Wei Tu (MediaTek) Vikram Malik,Tiger Hsu (Synopsys)
Paper
Presentation
Regression Management
Author(s):
Richard An (Realtek)
Presentation
TA3 AMS
Co-Simulation Flow with Linear Performance of FineSim for NAND Flash
Author(s):
Chi-Yu Hung (Macronix)
Paper
Presentation
TSMC Presentation
Author(s):
Presentation
TSMC Presentation
Author(s):
Presentation
TB2 Syn/LP/FM
Achieving Higher Completion of Formality Equivalent Check
Author(s):
Eddie Lee (Sunplus)
Presentation
Reduce datapath Power Consumption using Synopsys DesignWare minPower
Author(s):
Duke Lin (Phison)
Presentation
Synthesize with UPF
Author(s):
Don Wu (WonderMedia)
Presentation
TB3 System
A Full ESL Methodology for Hardware/Software Co-Design on Processor Based Architecture
Author(s):
Yao-Hua Chen, Jen-Chieh Yeh (ITRI)
Presentation
WA1 Phy/LP
Efficient and Predictable Low Power Implementation Flow with UPF 2.0 and Case Study
Author(s):
Eric Chen (Himaxms) Tony Wang (Synopsys)
Presentation
WA2 DFT/PT
AAA usage of AOCV: Adaptive table plus Accurate implementation with All-round signoff flow
Author(s):
Jinson Huang (Mediatek)
Paper
Presentation
Detecting Timing Defects by Using Small Delay Defect (SDD) Test Patterns
Author(s):
Ying-Yen Chen, Jih-Nung Lee, Chi-Feng Wu, Ming-Chung Wu (Realtek)
Paper
Presentation
WB3FPGA
ARM Cortex A9 Prototyping Tricks with Synopsys FPGA Solutions
Author(s):
Chu Shih Chin (SIS)
Presentation
Prototyping for H.264 Low Power Application on Multimedia with HAPS51T
Author(s):
Jeff Yang (ITRI)
Presentation
Using Synopsys HAPS System for Multimedia SOC prototyping
Author(s):
Andy Lee (Skyviia)
Presentation
Tutorials
TA2 Verification
Achieving Rapid Verification Convergence with Synopsys’ Verification IP for ARM® AMBA® 4 ACE™ Interconnect
Author(s):
Amit Sharma (Synopsys)
Tutorial
TA3 AMS
How to Get the Most Out of Your Circuit Simulation
Author(s):
Titus Liang (Synopsys)
Tutorial
Silicon Smart
Author(s):
Tutorial
TB1 HPC
Techniques for High Performance Cores using Synopsys Galaxy Platform—ARM® Cortex™-A15 Case Study
Author(s):
Harissh Swaminathan (Synopsys)
Tutorial
TB2 Syn/LP/FM
Improve design productivity with DC Explorer
Author(s):
Wayne Wang (Synopsys)
Tutorial
TB3 System
Accelerate software development for ARM big.LITTLE processing
Author(s):
Leo Chen (ARM) Tom De Schutter (Synopsys)
Tutorial
Designing Programmable Hardware Accelerators: Gaining Flexibility Without Compromising Power, Area and Performance
Author(s):
Jiff Kuo (Synopsys)
Tutorial
WA1 Phy/LP
Going 3D By Evolution Rather Than By Revolution
Author(s):
Steve Smith (Synopsys)
Tutorial
Intelligent & Automated Layer-Aware Pre-Route Optimization For Improved Post-Route Correlation
Author(s):
Sam Chen (Synopsys)
Tutorial
WA2 DFT/PT
ECO Timing Closure: Fast and Flexible Multi-Scenario DRC Fixing
Author(s):
Jerry Fang, (Synopsys)
Tutorial
Galaxy Constraints Analyzer: Comparing Multiple SDC Constraints Files
Author(s):
Jerry Fang, (Synopsys)
Tutorial
WA3 IP
The Role of IP in a Changing Landscape
Author(s):
John Koeter (Synopsys)
Tutorial
WB1 HPC
Faster Top-Level Closure with Transparent Interface Optimization (TIO)
Author(s):
David Wang (Synopsys)
Tutorial
How to get low-power on high performance cores
Author(s):
Lup Meng Lam (Synopsys)
Tutorial
WB3FPGA
Advanced Capabilities and Design Interaction with FPGA-Based Prototyping
Author(s):
Freddy Lin (Synopsys)
Tutorial
SNUG Silicon Valley Keynote
Massive Innovation and Collaboration into the "GigaScale" Age!
- Synopsys
SNUG Silicon Valley Keynote
From Crystal Ball to Reality: The Impact of Silicon IP on SoC Design
- Imagination Technologies
Snug Proceedings
Proceedings
Germany, 2013
India, 2013
Silicon Valley, 2013
UK, 2013
Austin, 2012
Boston, 2012
Canada, 2012
France, 2012
Germany, 2012
More
Sponsors
ARM
GLOBALFOUNDRIES
Samsung
TSMC
More
Forums
Liberty
VMM Central
More
SNUG Global Calendar
About SNUG
SNUG 2012 Keynote Videos
Synopsys Events Calendar
Solvnet
Contact Us
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal