 |
Conquering HSPA+ Modem Design
To understand the design flow and provide an introduction to InterDigital’s HSPA+ modem IP.
William Lawton, Senior Manager, InterDigital Communications;
Vafa Ghazi-Moghadam, Staff R&D Engineer, Synopsys
May 15, 2013 | | | Case Study: Design and FPGA-Prototyping of an Application Specific Processor for Embedded Vision
This webinar introduces Synopsys’ Vision Processor Design and Prototyping solution, featuring Processor Designer and HAPS FPGA-prototyping.
Drew Taussig, Corporate Applications Engineer, Synopsys
May 07, 2013 | | | Ease Debug and Control of Network Software Using Virtual Prototypes to Do Full System Simulation
Learn how you can use a virtual prototype with a DesignWare Gigabit Ethernet model and ARM Cortex-A processor models to simulate a network application like e.g. a server farm.
Robert Kaye, Technical Specialist, ARM; Tom De Schutter, Product Marketing Manager, Synopsys
May 02, 2013 | | | Optimizing and Validating the Performance of Your AMBA®4 Interconnect
Learn how to use Synopsys Platform Architect to drive performance criteria that can now be verified in the functional verification process through tight integration with Synopsys Verification IP.
Neill Mullinger, Product Marketing Manager for Verification IP, Synopsys; Patrick Sheridan, Senior Staff Product Marketing Manager, Synopsys; Tim Kogel, Solution Architect, Synopsys
Apr 25, 2013 | | | Accelerating Embedded Software Development for Renesas RH850 Microcontroller
Learn about the concepts of virtual prototyping and their application to the Renesas RH850 MCU family through the Renesas Velocity Lab and the Synopsys VDK for Renesas RH850 MCU.
Marc Serughetti, Director of Business Development, Synopsys; Martin Baker, Senior Manager, Ecosystem and Business Management, Renesas
Jan 31, 2013 | | | Synopsys Vision Processor Starter Kit: Implementing Embedded Vision Applications Optimized for Power
This webinar introduces the new Vision Processor Starter Kit from Synopsys, featuring Processor Designer, the industry’s leading ASIP design tool.
Bo Wu, Technical Marketing Manager, Synopsys
Jan 16, 2013 | | | LTE-Advanced Modems Coming to Life
This webinar will explain the steps that need to be taken at the different stages of the design process, and how these steps can be integrated into a complete design and verification flow.
Dr. Vafa Ghazi-Moghadam, R&D Engineer, Synopsys; Simon Ache, Product Manager, Rohde&Schwarz
Nov 08, 2012 | | | Low Power Video Processing for the Mobile SoC
Learn how Synopsys Platform Architect is used to efficiently explore and optimize the HW-SW partitioning and mapping to get the most from Embedded GPUs.
Patrick Sheridan, Senior Staff Product Marketing Manager, Synopsys; Tim Kogel, Solution Architect, Synopsys
Oct 18, 2012 | | | Debugging with Virtual Prototypes
Learn about the Lauterbach TRACE32 development tool and its seamless integration with Virtualizer, supporting a broad set of debugging capabilities for virtual prototypes.
Achim Nohl, Solutions Architect, Synopsys. Inc.
Jerry Flake, Western Regional Sales/Support Manager, Lauterbach
Oct 11, 2012 | | | Early Optimization of Multicore SoC Architectures Using Synopsys' Platform Architect and Arteris FlexNoC
Learn how to efficiently explore and optimize the dynamic system performance of an Arteris FlexNoC based SoC design in SystemC using a mobile device case study example in Synopsys' Platform Architect.
Kurt Shuler, Vice President of Marketing, Arteris; Patrick Sheridan, Senior Staff Product Marketing, Synopsys; Tim Kogel, Solution Architect, Synopsys
May 15, 2012 | | | SoC FPGA Virtual Target: A Virtual Prototyping Application
In this webinar, you will be introduced to the Altera SoC FPGA for the Altera Cyclone V and Arria V SoC FPGA devices and its associated Virtual Target.
Stephen Lim, Product Marketing Manager, Altera; Marc Serughetti, Product Marketing Director, Synopsys
Apr 19, 2012 | | | LTE-A Physical Layer Design & Simulation
Learn about the LTE-Advanced standard (3GPP Rel.10), its main enhancements over LTE Rel.8 and their impact on the overall system performance.
Dr. Vafa Ghazi-Moghadam, Staff R&D Engineer, Synopsys Inc.
Mar 08, 2012 | | | Programmable Hardware Accelerators Made Easy: Implementing Custom Processors without Compromising Performance, Power or Area
Learn how custom processors or ASIP can provide the right trade-off between flexibility and power, performance and area requirements.
Drew Taussig, Corporate Applications Engineer, Synopsys
Feb 28, 2012 | | | Lowering Validation Costs for Multi-Channel, Wideband Digital Systems Using FPGA-Based Prototyping
See examples of how FPGA-based prototyping can be used to deal with the high data rates of multi-channel, wideband digital systems while reducing systems validation and hw/sw integration costs.
Neil Songcuan, Product Marketing Manager, Synopsys;
Gary Goncher, Applications Engineer and System Architect, Tektronix
Jan 11, 2012 | | | LTE-A Physical Layer Design: Downlink
Learn about the LTE-A standard (Rel.10) with a focus on the downlink configuration, and understand the main enhancements over LTE Rel.8 and their implication on the overall system complexity.
Vafa Ghazi-Moghadam, R&D Engineer, Synopsys
Nov 15, 2011 | | | Advanced Fault-Injection Methods for Automotive Safety Critical Systems
Learn about fault-tolerance mechanism and fault-injection techniques and HW fault-tolerance mechanisms available in "state-of-the-art" Micro-Controller Units.
Victor Reyes, Technical Marketing Manager, Synopsys; Manfred Thanner, Technical Staff Systems Engineer, Freescale Semiconductor
Sep 29, 2011 | | | LTE Physical Layer Design: Basics
Overview of the LTE standard, LTE simulation library and Synopsys SPW algorithm design tool.
Bo Wu, Technical Marketing Manager, Synopsys
Sep 15, 2010 | | | LTE Physical Layer Design: Optimization
Learn more about LTE physical layer design and how design choices can impact implementation and performance.
John Lundell, R&D Manager, Synopsys
Aug 18, 2010 | | | LTE Physical Layer Design: Synchronization
Learn more about some of the features of the LTE User Equipment (UE) acquisition and synchronization process.
Louie Valena, Corporate Applications Engineer, Synopsys
Jul 21, 2010 | | |
|
|