Synopsys Logo
Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
NEWS
Synopsys Recognizes Engineers' Technical Excellence at SNUG Boston Conference

SANYO Selects Synopsys as Its Primary EDA Supplier

Synopsys Delivers 2X Speed-Up With IC Compiler 2008.09

Synopsys Adds Incremental Signoff-Quality Design Rule Checking to IC Compiler

EVENTS
Synopsys Seminar Series
Worldwide    October 2008

DDR IP Webinar Series
Sept-Oct  Register Now!

SAE Convergence 2008
Detroit, MI  Oct 20-22, 2008

International Test Conference
Santa Clara, CA  Oct 28-30, 2008

EDA Interoperability Forum
Santa Clara, CA  Nov 6, 2008

  FEATURED TECHNOLOGY: GALAXY CUSTOM DESIGNER

Complete & Comprehensive
Full custom chip and block authoring flows from schematic layout, simulation, analysis, layout, DRC/LVS, extraction, and debugging.

Unified Platform for Cell-based & Custom Design
Familiar look-and-feel and complete data transparency with IC Compiler equals superior ease-of-use, performance, and data integrity.

Open & Portable
OpenAccess-based tools, plug-and-play IP, and support for multiple foundries gives you choices in building your custom design flow.



BLOGS AND FORUMS
Low Power Blog
System-Level Blog
AMS Blog
Standards Blog
USB IP Blog
Mixed-Signal IP Blog
Protocol Verification Blog
IP Radio Podcast
Discussion Forums
PUBLICATIONS
Synopsys Insight
DesignWare Technical Bulletin
Verification Avenue
TCAD Publications
QUICKLINKS
Synopsys Careers
Investor Relations
Search for IP
SolvNet Online Support
SVP Cafe
Synopsys Users Group
INTERNATIONAL SITES
AsiaPac
Europe
Japan